English
Language : 

ICS1892 Datasheet, PDF (117/148 Pages) Integrated Circuit Systems – 10Base-T/100Base-TX Integrated PHYceiver
ICS1892
Chapter 9 Pin Diagram, Listings, and Descriptions
9.2.4.4 MAC/Repeater Interface Pins for Link Pulse Interface
Table 9-9 lists the MAC/Repeater Interface pin descriptions for the Link Pulse Interface.
Table 9-9. MAC/Repeater Interface Pins: Link Pulse Interface
MII Pin
Name
Link
Pluse
Pin
Name
COL –
CRS –
RXER LPRX
RXCLK LRCLK
MDC MDC
MDIO MDIO
RXD0, –
RXD1,
RXD2,
RXD3
RXDV –
RXER LPRX
RXTRI
TXCLK LTCLK
TXD0, –
TXD1,
TXD2,
TXD3
Pin
Pin
No. Type
Pin Description
49
No Collision (Detect).
Connect For the Link Pulse Interface, this pin is a no connect. For more
information, see Table 6-3.
50
No Carrier Sense.
Connect For the Link Pulse Interface, this pin is a no connect. For more
information, see Table 6-3.
38 Output Link Pulse (Interface) Receive Error.
This pin’s description is the same as that given in Table 9-6.
37 Output Link (Pulse Interface) Receive Clock.
The ICS1892 sources the LRCLK to the MAC/repeater. The
ICS1892 uses LRCLK to synchronize the signals on the LPRX
pin. The signal on the LRCLK pin is conditioned by RXTRI.
31 Input Management Data Clock.
This pin’s description is the same as that given in Table 9-6.
30 Input/ Management Data Input/Output.
Output This pin’s description is the same as that given in Table 9-6.
35,
No Receive Data 0–3.
34, Connect For the Link Pulse Interface, these pins are a no connect. For
33,
more information, see Table 6-3.
32
36
No Receive Data Valid.
Connect For the Link Pulse Interface, this pin is a no connect. For more
information, see Table 6-3.
38 Output Link Pulse (Interface) Receive Error.
This pin’s description is the same as that given in Table 9-6.
39 Input Receive (Interface), Tri-State.
The input on this pin is from a MAC. When the signal on this pin is
logic:
• Low, the MAC indicates that it is not in a tri-state condition.
• High, the MAC indicates that it is in a tri-state condition. In this
case, the ICS1892 acts to ensure that only one PHY is active
at a time.
43
Link (Pulse Interface) Transmit Clock.
This pin’s description is the same as that given in Table 9-6.
45,
No Transmit Data 0–3.
46, Connect For the Link Pulse Interface, these pins are a no connect. For
47,
more information, see Table 6-3.
48
ICS1892, Rev. D, 2/26/01
© 2000-2001, Integrated Circuit Systems, Inc.
All rights reserved.
117
February 26, 2001