English
Language : 

XRT72L58 Datasheet, PDF (424/486 Pages) Exar Corporation – EIGHT CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L58
EIGHT CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
REV. P1.1.2
áç
PRELIMINARY
FIGURE 188. ILLUSTRATION ON HOW THE XRT72L58 RECEIVE E3 FRAMER IS INTERFACED TO THE XRT73L04 LINE
INTERFACE UNIT WHILE OPERATING IN THE BIPOLAR MODE (ONE CHANNEL SHOWN)
Rx_AIS_Ch_0
RxRED_ALARM_0
Rx_OOF_Ch_0
Rx_LOS_Ch_0
RxFRAME_0
RxSERIAL_CLK_0
RxDATA_IN_0
D[7:0]
A[11:0]
READY_OUT*
ALE
RD*
WR*
XRT72L58_CS*
XRT72L58_INT*
HW_RESET*
TxFRAME_0
44.736MHz
TxDATA_OUT_0
U1
D9
A7
B8
A8
RxAIS_0
RxRED_0
RxOOF_0
RxLOS_0
A9
B9
C9
T25
RxFrame_0
RxClk_0
RxSer_0
MOTO
K23
J26
K24
K25
L23
L24
L25
L26
D7
D6
D5
D4
D3
D2
D1
D0
R26
P25
P24
P23
P26
N26
N25
N24
A11
A10
A9
A8
A7
A6
A5
N23
M26
M25
M24
A4
A3
A2
A1
A0
J25
R24
U26
R23
T23
Rdy_Dtck
ALE_AS
RD_DS
WR_RW
J24 CS
INT
T24 RESET
R25
NIBBLEINTF
B12
H3
C15
TxFrame_0
TxInClk_0
TxSer_0
XRT72L58_Ch_0
RxAVDD_0
DVDD_0
RxPOS_0 H2
RxNEG_0 G1
RxLineClk_0 J4
C5
0.01uF
C4
0.01uF
R7
4.7k
78 RxAVDD0
58 RxDVDD0
75
52
LOSTHR_0
HOST/HW
61 RPOS0
60 RNEG0/LCV0
59 RCLK0
U2
TxAVDD0 47
TxAVDD0 33
RTIP0 80
RRING0 79
ExtLOS_0 J3
LIU_RLOL_0
LIU_CS*
LIU_SCLK
LIU_SDI
LIU_SDO
LIU_RESET*
NOTE: LIU Microprocessor
Interface signals originate
from external glue logic X M T R _ O F F
TxPOS_0 J1
K4
TxNEG_0
TxLineClk_0 J2
65
64
RLOL_0
RLOS_0
69
70
71
72
110
CS
SCLK
SDI
SDO
REG_RESET*
131 TxOFF
41 TPDATA_0
40
TNDATA_0
42
66
TCLK_0
EXCLK_0
TTIP0 34
TRING0 32
35
MTIP0
54 RxDGND0
73 RxAGND0
MRING0 36
TxAGND0 31
TxAGND0 49
XRT73L04IV_Ch_0
C2
0.01uF
C3
0.01uF
TxAVDD_0
R1
R2
37.4
37.4
C1
0.01uF
6 T2 1
43
T3001
R3
31.6
1 T1 6
R4
34
T3001
R5
31.6
270
R6
270
J1
BNC
1
J2
BNC
1
6.3.1.2.1 AMI Decoding
AMI or Alternate Mark Inversion, means that consec-
utive "one's" pulses (or marks) will be of opposite po-
larity with respect to each other. This line code in-
volves the use of three different amplitude levels: +1,
0, and -1. The +1 and -1 amplitude signals are used
to represent one's (or mark) pulses and the "0" ampli-
tude pulses (or the absence of a pulse) are used to
represent zeros (or space) pulses. The general rule
for AMI is: if a given mark pulse is of positive polarity,
then the very next mark pulse will be of negative po-
larity and vice versa. This alternating-polarity rela-
tionship exists between two consecutive mark pulses,
independent of the number of zeros that exist be-
tween these two pulses. Figure 189 presents an illus-
tration of the AMI Line Code as would appear at the
RxPOS and RxNEG pins of the Framer, as well as the
output signal on the line.
405