|
AK4492ECB Datasheet, PDF (49/101 Pages) Asahi Kasei Microsystems – Quality Oriented 32-Bit 2ch DAC | |||
|
◁ |
[AK4492]
â Audio Interface Format
[1] PCM Mode
(1) Input Data Format
Data is shifted in via the SDATA pin using BICK and LRCK inputs. Eight data formats are supported and
selected by the DIF2-0 pins (Pin control mode) or DIF[2:0] bits (Register control mode) as shown in Table
24. In all formats the serial data is MSB first, 2's compliment format and is read on the rising edge of BICK.
Mode 2 can be used for 20-bit and 16-bit MSB justified formats by zeroing the unused LSBs.
Normal Mode (TDM[1:0] bits = â00â or TDM1-0 pins = âLLâ)
2ch Data is shifted in via the SDATA pin using BICK and LRCK inputs. Eight data formats are supported
and selected by the DIF2-0 pins (Pin control mode) or DIF[2:0] bits (Register control mode) as shown in
Table 24. In all formats the serial data is MSB first, 2's compliment format and is read on the rising edge of
BICK. Mode 6 can be used for 24-bit, 20-bit and 16-bit MSB justified formats by zeroing the unused LSBs.
TDM128 Mode (TDM[1:0] bits = â01â or TDM1-0 pins = âLHâ)
4ch Data is shifted in via the SDATA pin using BICK and LRCK inputs. Data slot can be selected by
SDS[2:0] bits (Table 25). BICK is fixed to 128fs. Six data formats are supported and selected by the
DIF2-0 pins (Pin control mode) or DIF[2:0] bits (Register control mode) as shown in Table 24. In all
formats the serial data is MSB first, 2's compliment format and is read on the rising edge of BICK.
TDM256 Mode (TDM[1:0] bits = â10â or TDM1-0 pins = âHLâ)
8ch Data is shifted in via the SDATA pin using BICK and LRCK inputs. Data slot can be selected by
SDS[2:0] bits (Table 25). BICK is fixed to 256fs. Six data formats are supported and selected by the
DIF2-0 pins (Pin control mode) or DIF[2:0] bits (Register control mode) as shown in Table 24. In all
formats the serial data is MSB first, 2's compliment format and is read on the rising edge of BICK.
TDM512 Mode (TDM[1:0] bits = â11â or TDM1-0 pins = âHHâ)
16ch Data is shifted in via the SDATA pin using BICK and LRCK inputs. Data slot can be selected by
SDS[2:0] bits (Table 25). BICK is fixed to 512fs. Six data formats are supported and selected by the
DIF2-0 pins (Pin control mode) or DIF[2:0] bits (Register control mode) as shown in Table 24. In all
formats the serial data is MSB first, 2's compliment format and is read on the rising edge of BICK.
016011073-E-00
- 49 -
2016/12
|
▷ |