English
Language : 

AK5701_07 Datasheet, PDF (40/64 Pages) Asahi Kasei Microsystems – 16-Bit ΔΣ Stereo ADC with PLL & MIC-AMP
[AK5701]
■ Serial Control Interface
Internal registers may be written by using the 3-wire µP interface pins (CSN, CCLK and CDTI). The CSP pin selects the
polarity of the CSN pin and chip address.
1) CSP pin = “L”
The data on this interface consists of a 2-bit Chip address (Fixed to “10”), Read/Write (Fixed to “1”), Register address
(MSB first, 5bits) and Control data (MSB first, 8bits). Each bit is clocked in on the rising edge (“↑”) of CCLK. Address
and data are latched on the 16th CCLK rising edge (“↑”) after CSN falling edge(“↓”). CSN should be set to “H” once after
16 CCLKs for each address. Clock speed of CCLK is 7MHz (max). The value of internal registers are initialized by the
PDN pin = “L”.
CSN
CCLK
CDTI
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Clock, “H” or “L”
Clock, “H” or “L”
“H” or “L”
C1 C0 R/W A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
“H” or “L”
C1-C0:
R/W:
A4-A0:
D7-D0:
Chip Address (C1 = “1”, C0 = CAD0) ; Fixed to “10”
READ/WRITE (“1”: WRITE, “0”: READ); Fixed to “1”
Register Address
Control data
Figure 41. Serial Control I/F Timing (CSP pin = “L”)
2) CSP pin = “H”
The data on this interface consists of a 2-bit Chip address (Fixed to “01”), Read/Write (Fixed to “1”), Register address
(MSB first, 5bits) and Control data (MSB first, 8bits). Each bit is clocked in on the rising edge (“↑”) of CCLK. Address
and data are latched on the 16th CCLK rising edge (“↑”) after CSN rising edge(“↑”). CSN should be set to “L” once after
16 CCLKs for each address. Clock speed of CCLK is 7MHz (max). The value of internal registers are initialized by the
PDN pin = “L”.
CSN
CCLK
CDTI
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Clock, “H” or “L”
Clock, “H” or “L”
“H” or “L”
C1 C0 R/W A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
“H” or “L”
C1-C0:
R/W:
A4-A0:
D7-D0:
Chip Address (C1 = “0”, C0 = CAD1) ; Fixed to “01”
READ/WRITE (“1”: WRITE, “0”: READ); Fixed to “1”
Register Address
Control data
Figure 42. Serial Control I/F Timing (CSP pin = “H”)
MS0404-E-02
- 40 -
2007/08