Z86D73 Datasheet, PDF (52/92 Pages) Zilog, Inc. – 40/44/48-Pin Low-Voltage IR OTP

Z86D73
40/44/48-Pin Low-Voltage IR OTP
46
T8 Demodulation Mode
Program TC8L and TC8H to FFh. After T8 is enabled, when the first edge (rising,
falling, or both depending on CTR1, D5; D4) is detected, it starts to count down.
When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is
detected during counting, the current value of T8 is complemented and put into
one of the capture registers. If it is a positive edge, data is put into LO8; if it is a
negative edge, data is put into HI8. From that point, one of the edge detect status
bits (CTR1, D1; D0) is set, and an interrupt can be generated if enabled (CTR0,
D2). Meanwhile, T8 is loaded with FFh and starts counting again. If T8 reaches 0,
the timeout status bit (CTR0, D5) is set, and an interrupt can be generated if
enabled (CTR0, D1). T8 then continues counting from FFh (see Figure 24 and
Figure 25).
PS019402-1103
PRELIMINARY