English
Language : 

TH58NS100DC Datasheet, PDF (9/43 Pages) Toshiba Semiconductor – TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 1 - GBIT (128M X 8 BITS) CMOS NAND E2PROM ( 128M BYTE SmartMediaTM )
◁
Read Cycle (1) Timing Diagram
TH58NS100DC
CLE
CE
tCLS
tCS
tCLH
tCH
tWC
tCEH
tCRY
WE
ALE
RE
I/O1
to I/O8
RY/BY
tALS
tALH
tALH
tAR2
tR
tRR
tRC
tWB
tDS tDH tDS tDH tDS tDH tDS tDH tDS tDH
tREA
00H
A0
to A7
A9
to A16
Column address
N*
A17
to A24
A25
to A26
DOUT DOUT DOUT
N N+1 N+2
DOUT
527
tRB
: VIH or VIL
Read Cycle (1) Timing Diagram: When Interrupted by CE
CLE
CE
tCLS
tCS
tCLH
tCH
tWC
tCHZ
WE
ALE
tALS
tALH
tALH
tAR2
tR
tRR
tRC
RE
I/O1
to I/O8
RY/BY
tWB
tDH tDS tDH tDS tDH tDS tDH tDS tDH
00H
A0
to A7
A9
to A16
Column address
N*
A17
to A24
A25
to A26
tREA
tRHZ
tOH
DOUT DOUT DOUT
N N+1 N+2
*: Read operation using 00H command N: 0 to 255
: VIH or VIL
2001-03-21 9/43
 ▷