TH58NS100DC Datasheet, PDF (20/43 Pages) Toshiba Semiconductor – TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 1 - GBIT (128M X 8 BITS) CMOS NAND E2PROM ( 128M BYTE SmartMediaTM )

TH58NS100DC
PIN FUNCTIONS
The device is a serial access memory which utilizes time-sharing input of address information. The device
pin-outs are configured as shown in Figure 1.
Command Latch Enable: CLE
The CLE input signal is used to control loading of the
operation mode command into the internal command register.
The command is latched into the command register from the I/O
port on the rising edge of the WE signal while CLE is High.
1 2 3 4 5 6 7 8 9 10 11
V_SS CLE ALE WE WP I/O1 I/O2 I/O3 I/O4 V_SS V_SS
Address Latch Enable: ALE
The ALE signal is used to control loading of either address
information or input data into the internal address/data register.
Address information is latched on the rising edge of WE if ALE
is High. Input data is latched if ALE is Low.
Chip Enable: CE
The device goes into a low-power Standby mode when CE
goes High during a Read operation. The CE signal is ignored
22 21 20 19 18 17 16 15 14 13 12
V_CC CE RE RY/BY GND LVD I/O8 I/O7 I/O6 I/O5 V_CC
Figure 1. Pinout
when device is in Busy state ( RY/BY = L), such as during a Program or Erase operation, and will not enter
Standby mode even if the CE input goes High. The CE signal must stay Low during the Read mode Busy
state to ensure that memory array data is correctly transferred to the data register.
Write Enable: WE
The WE signal is used to control the acquisition of data from the I/O port.
Read Enable: RE
The RE signal controls serial data output. Data is available tREA after the falling edge of RE .
The internal column address counter is also incremented (Address = Address + 1) on this falling edge.
I/O Port: I/O1~I/O8
The I/O1 to I/O8 pins are used as a port for transferring address, command and input/output data to and from
the device.
Write Protect: WP
The WP signal is used to protect the device from accidental programming or erasing. The internal voltage
regulator is reset when WP is Low. This signal is usually used for protecting the data during the power-on/off
sequence when input signals are invalid.
Ready/Busy: RY / BY
The RY/BY output signal is used to indicate the operating condition of the device. The RY/BY signal is in
Busy state ( RY/BY = L) during the Program, Erase and Read operations and will return to Ready state
( RY/BY = H) after completion of the operation. The output buffer for this signal is an open drain.
Low Voltage Detect: LVD
The LVD signal is used to detect the power supply voltage level.
2001-03-21 20/43