TI380C25 Datasheet, PDF (69/71 Pages) Texas Instruments – TOKEN-RING COMMPROCESSOR

T1
T(W or 2)
T3
SBCLK
TI380C25
TOKEN-RING COMMPROCESSOR
SPWS012 – JANUARY 1995
T4
TH
T1
SDTACK
SBERR
SHALT
Figure 31. 68xxx-Mode Bus Halt and Retry, Normal Completion With Delayed Start^†
† _{Only the relative placement of the edges to SBCLK falling edge is shown. Actual signal edge placement can vary from waveforms shown.}
T1
T2
T3
T4
THB
THE
T1
SBCLK
SDTACK
SBERR
SHALT
SOWN
Figure 32. 68xxx-Mode Bus Halt and Retry, Rerun Cycle With Delayed Start^†
† _{Only the relative placement of the edges to SBCLK falling edge is shown. Actual signal edge placement can vary from waveforms shown.}
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443
69