SMJ320C6701-SP Datasheet, PDF (55/60 Pages) Texas Instruments – RAD-TOLERANT CLASS-V FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SMJ320C6701-SP
www.ti.com ............................................................................................................................................................ SGUS030E – APRIL 2000 – REVISED JULY 2009
DMAC, TIMER, POWER-DOWN TIMING
Switching Characteristics for DMAC Outputs
(see Figure 37)
NO.
1
t_{d(CKO1H–DMACV)}
PARAMETER
Delay time, CLKOUT1 high to DMAC valid
MIN
2
MAX
11
UNIT
ns
CLKOUT1
DMAC[0:3]
1
1
Figure 37. DMAC Timing
Timing Requirements for Timer Inputs⁽¹⁾
(see Figure 38)
NO.
1
t_w(TINPH)
Pulse duration, TINP high
(1) P = 1/CPU clock frequency in ns. For example, when running parts at 140 MHz, use P = 7 ns.
Switching Characteristics for Timer Outputs
(see Figure 38)
NO.
2
t_{d(CKO1H–TOUTV)}
PARAMETER
Delay time, CLKOUT1 high to TOUT valid
CLKOUT1
TINP
TOUT
1
2
Figure 38. Timer Timing
MIN
2P
MAX
UNIT
ns
MIN
1
MAX
10
UNIT
ns
2
Switching Characteristics for Power-Down Outputs
(seeFigure 39)
NO.
1
t_{d(CKO1H–PDV)}
PARAMETER
Delay time, CLKOUT1 high to PD valid
CLKOUT1
PD
1
1
Figure 39. Power-Down Timing
MIN
1
MAX
9
UNIT
ns
JTAG TEST-PORT TIMING
Timing Requirements for JTAG Test Port
(see Figure 40)
Copyright © 2000–2009, Texas Instruments Incorporated
Submit Documentation Feedback
55
Product Folder Link(s): SMJ320C6701-SP