SMJ320C6701-SP Datasheet, PDF (50/60 Pages) Texas Instruments – RAD-TOLERANT CLASS-V FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SMJ320C6701-SP
SGUS030E – APRIL 2000 – REVISED JULY 2009 ............................................................................................................................................................ www.ti.com
CLKS
CLKR
FSR (int)
FSR (ext)
DR
CLKX
FSX (int)
FSX (ext)
FSX (XDATDLY=00b)
DX
1
2
3
3
4
4
5
6
7
2
3
3
Bit(n-1)
9
8
(n-2)
11
10
(n-3)
12
Bit 0
14
13
Bit(n-1)
13
(n-2)
(n-3)
Figure 31. McBSP Timing
Timing Requirements for FSR When GSYNC = 1
(see Figure 32)
NO.
1
tsu(FRH–CKSH) Setup time, FSR high before CLKS high
2
th(CKSH–FRH)
Hold time, FSR high after CLKS high
(1) This parameter is not tested.
CLKS
FSR external
1
2
CLKR/X (no need to resync)
CLKR/X(needs resync)
Figure 32. FSR Timing When GSYNC = 1
MIN
4 ⁽¹⁾
4 ⁽¹⁾
MAX
UNIT
ns
ns
50
Submit Documentation Feedback
Copyright © 2000–2009, Texas Instruments Incorporated
Product Folder Link(s): SMJ320C6701-SP