English
Language : 

SMJ320C6701-SP Datasheet, PDF (30/60 Pages) Texas Instruments – RAD-TOLERANT CLASS-V FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SMJ320C6701-SP
SGUS030E – APRIL 2000 – REVISED JULY 2009 ............................................................................................................................................................ www.ti.com
INPUT AND OUTPUT CLOCKS
Timing Requirements for CLKIN(1)
(see Figure 8)
NO.
1
2
3
4
tc(CLKIN)
tw(CLKINH)
tw(CLKINL)
tt(CLKIN)
Cycle time, CLKIN
Pulse duration,
CLKIN high
Pulse duration,
CLKIN low
Transition time, CLKIN
CLKMODE = x4
MIN
MAX
28.4
0.4C (2) (3)
0.4C(2) (3)
5 (2)
CLKMODE = x1
MIN
7.1
MAX
0.45C(2) (3)
0.45C(2) (3)
0.6 (2)
(1) The reference points for the rise and fall transitions ar measured at 20% and 80%, respectively, of VIH.
(2) This parameter is not tested.
(3) C = CLKIN cycle time in ns. For example, when CLKIN frequency is 10 MHz, use C = 100 ns.
1
4
2
UNIT
ns
ns
ns
ns
CLKIN
3
4
Figure 8. CLKIN Timing
Switching Characteristics for CLKOUT1(1)(2)
(see Figure 9)
NO.
1
2
3
4
tc(CKO1)
tw(CKO1H)
tw(CKO1L)
tt(CKO1)
PARAMETER
Cycle time, CLKOUT1
Pulse duration, CLKOUT1 high
Pulse duration, CLKOUT1 low
Transition time, CLKOUT1
CLKMODE = x4
MIN
P – 0.7(3)
(P/2) – 0.5(3)
(P/2) – 0.5(3)
MAX
P + 0.7(3)
(P/2) + 0.5(3)
(P/2) + 0.5(3)
0.6 (3)
CLKMODE = x1
MIN
P – 0.7(3)
PH – 0.5(3)
PL – 0.5(3)
MAX
P + 0.7(3)
PH + 0.5(3)
PL + 0.5(3)
0.6 (3)
(1) P = 1/CPU clock frequency in nanoseconds (ns).
(2) PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.
(3) This parameter is not tested.
UNIT
ns
ns
ns
ns
CLKOUT1
1
4
2
3
4
Figure 9. CLKOUT1 Timing
30
Submit Documentation Feedback
Copyright © 2000–2009, Texas Instruments Incorporated
Product Folder Link(s): SMJ320C6701-SP