DRV8320_17 Datasheet, PDF (54/89 Pages) Texas Instruments – 6 to 60-V Three-Phase Smart Gate Driver

DRV8320, DRV8320R
DRV8323, DRV8323R
SLVSDJ3A – FEBRUARY 2017 – REVISED APRIL 2017
www.ti.com
8.6.2 Control Registers
The control registers are used to configure the device. The control registers are read and write capable
Complex bit access types are encoded to fit into small table cells. Table 15 shows the codes that are used for
access types in this section.
Table 15. Control Registers Access Type Codes
Access Type Code
Read Type
R
R
Write Type
W
W
Reset or Default Value
-n
Description
Read
Write
Value after reset or the default value
8.6.2.1 Driver Control Register (address = 0x02h)
The driver control register is shown in Figure 46 and described in Table 16.
Register access type: Read/Write
Figure 46. Driver Control Register
10
Reserved
R/W-0b
9
DIS
_CPUV
R/W-0b
8
DIS
_GDF
R/W-0b
7
OTW
_REP
R/W-0b
6
5
PWM_MODE
R/W-00b
4
1PWM
_COM
R/W-0b
3
1PWM
_DIR
R/W-0b
2
COAST
R/W-0b
1
BRAKE
R/W-0b
0
CLR
_FLT
R/W-0b
Bit Field
10
Reserved
9
DIS_CPUV
8
DIS_GDF
7
OTW_REP
6-5 PWM_MODE
4
1PWM_COM
3
1PWM_DIR
2
COAST
1
BRAKE
0
CLR_FLT
Table 16. Driver Control Field Descriptions
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Default
0b
0b
0b
0b
00b
0b
0b
0b
0b
0b
Description
Reserved
0b = Charge-pump undervoltage lockout fault is enabled
1b = Charge-pump undervoltage lockout fault is disabled
0b = Gate drive fault is enabled
1b = Gate drive fault is disabled
0b = OTW is not reported on nFAULT or the FAULT bit
1b = OTW is reported on nFAULT and the FAULT bit
00b = 6x PWM Mode
01b = 3x PWM mode
10b = 1x PWM mode
11b = Independent PWM mode
0b = 1x PWM mode uses synchronous rectification
1b = 1x PWM mode uses asynchronous rectification (diode
freewheeling)
In 1x PWM mode this bit is ORed with the INHC (DIR) input
Write a 1 to this bit to put all MOSFETs in the Hi-Z state
Write a 1 to this bit to turn on all three low-side MOSFETs in 1x
PWM mode.
This bit is ORed with the INLC (BRAKE) input.
Write a 1 to this bit to clear latched fault bits.
This bit automatically resets after being writen.
54
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: DRV8320 DRV8320R DRV8323 DRV8323R