TCA5013 Datasheet, PDF (51/68 Pages) Texas Instruments – Feature Rich Smartcard Interface IC

www.ti.com
TCA5013
SCPS253B – JANUARY 2014 – REVISED JANUARY 2016
REGISTER
ADDRESS
DESCRIPTION
FIELD NAME
BIT R/W DEFAULT
0x30
SAM3 Interface Status
0x30
1: Card interface is active (V_CC is ramped and stable)
0: Card interface is inactive
ACTIVE_SAM3
7
R
1'b0
0x30
1: Indicates card ATR was received before the ATR valid window.
INT_SAM3 bit is set in interrupt register.
EARLY_SAM3
Bit is cleared when the register is read
6
R
1'b0
0x30
1: Indicates card ATR was not received within the ATR valid
window. INT_SAM3 bit is set in interrupt register.
Bit is cleared when the register is read.
MUTE_SAM3
5
R
1'b0
0x30
1: Indicates over current condition on the card interface.
INT_SAM3 bit is set in interrupt register
Bit clears when the register is read
PROT_UC_SAM3
4
R
1'b0
0x30
1: Indicates the card interface is in internal CLK mode i.e
frequency on CLK pin is ~1.2Mhz
0: Indicates the card interface is not in internal clock mode.
CLKSW_SAM3
3
R
1'b0
0x30
1: Indicates V_CC ramp fault on card interface. INT_SAM3 bit is set
in interrupt register.
VCC_FAIL_SAM3
Bit is cleared when register is read
0
R
1’b0
0x31
SAM3 Interface Settings
0x31
0x31
00 : set V_CC to 1.8 V
01 : set V_CC to 1.8 V
10 : set V_CC to 3V
11 : set V_CC to 5V
1: IOMC2 is connected to IOS3
0: IOMC2 is disconnected from IOS3
SET_VCC_SAM3
IO_EN_SAM3
[7:6] R/W
2'b01
5
R/W
1'b0
0x31
1: Warm reset sequence is started on SAM3
Bit is clears when warm reset sequence starts.
WARM_SAM3
3
R/W
1'b0
0x31
1: Starts activation sequence
0: Starts deactivation sequence
Bit clears when automatic deactivation occurs
START_ASYNC_SAM3
0
R/W
1'b0
Copyright © 2014–2016, Texas Instruments Incorporated
Product Folder Links: TCA5013
Submit Documentation Feedback
51