English
Language : 

TCA5013 Datasheet, PDF (23/68 Pages) Texas Instruments – Feature Rich Smartcard Interface IC
www.ti.com
TCA5013
SCPS253B – JANUARY 2014 – REVISED JANUARY 2016
8.4.4.4 Manual Operating Mode
Manual operating mode is only supported on the user card interface. Unlike the other operating modes, the
manual operating mode does not have a defined activation sequence. CLKIN1 shall be low before the manual
activation sequence is initiated. The following bit settings are required to initiate a synchronous type 1 activation
sequence.
• ACTIVATION_TYPE (bit [6]; Reg 0x09) = 0
• START_SYNC (bit [0]; Reg 0x09) = 1
Once manual activation has been initiated the following sequence of events occur on the user card interface.
• VCCUC, RSTUC, CLKUC, C4, C8 and IOUC are all default low.
• VCC is applied to the VCCUC pin per the SET_VCC_UC bit (bit[7:6]; Reg 0x01)
• After VCC is stable, the IOUC line is pulled up to VCC
• After VCC is stable C4 and C8 reflect the value in their corresponding I2C register bits (bit[5] and bit[4]; Reg
0x09)
• IOUC is connected to IOMC1 if IO_EN_UC bit (bit[5] Reg 0x01) is set to 1.
• INT_SYNC_COMPLETE bit (Bit[1]; REG 0x41) is set and the INT line is asserted low.
• IOMC1 shall stay pulled up to VDDI i.e. IOMC1 shall not be pulled low until INT is asserted.
• CLKIN1 shall toggle only after INT is asserted.
• RSTUC is controllable by I2C after INT is asserted.
8.4.4.5 Asynchronous Operating Mode
Asynchronous operating mode is supported on all card interfaces. To enter asynchronous operating mode, the
user card interface goes through the asynchronous activation sequence. Figure 6 shows the asynchronous
activation sequence. CLKIN1 shall be toggling before the asynchronous activation sequence is initiated. The
asynchronous activation sequence is initiated by setting the START_ASYNC bit (bit[0]) of the card interface
settings register (Reg 0x01 for User card, Reg 0x11 for SAM1, Reg 0x21 for SAM1, Reg 0x31 for SAM3) to ‘1’.
VCC
IO
CLK
RST
200 CLK
cycles
IO ignored
42100 CLK
Cycles
(EARLY+MUTE)
200 CLK cycles
IO ignored
42100 CLK
Cycles
(EARLY+MUTE)
EARLY
answer
check
ATR Valid
Window
MUTE
answer
check
EARLY
answer
check
ATR Reception
Window
MUTE
answer
check
Card activation sequence
Warm reset sequence
Figure 6. Asynchronous Activation and Warm Reset Sequence
Copyright © 2014–2016, Texas Instruments Incorporated
Product Folder Links: TCA5013
Submit Documentation Feedback
23