English
Language : 

DS125MB203_15 Datasheet, PDF (5/54 Pages) Texas Instruments – Low-Power 12.5-Gbps Dual-Lane 2:1/1:2 Mux/Buffer
www.ti.com
DS125MB203
SNLS432C – OCTOBER 2012 – REVISED DECEMBER 2015
Pin Functions: SMBus/EEPROM Control
NAME
PIN
NO.
TYPE
DESCRIPTION
ENSMB = 1 (SMBUS SLAVE MODE), FLOAT (SMBUS MASTER MODE)
I, LVCMOS, ENSMB master or slave mode
SCL
50
O, Open- SMBUS clock input pin is enabled (slave mode)
drain
SMBUS clock output when loading configuration from EEPROM (master mode)
SDA
I, LVCMOS, ENSMB master or slave mode
49
O, Open- The SMBus bidirectional SDA pin is enabled. Data input or open-drain (pulldown only)
drain
output.
AD0-AD3
54, 53, 47,
46
ENSMB Master or Slave mode
I, LVCMOS SMBus slave address inputs. In SMBus mode, these pins are the user set SMBus slave
address inputs.
READ_EN
ENSMB = FLOAT (SMBUS master mode)
26
I, LVCMOS When using an external EEPROM, a transition from high to low starts the load from the
external EEPROM
CONTROL PINS — BOTH PIN AND SMBus MODES (LVCMOS)
MODE
21
I, 4-LEVEL,
LVCMOS
0: SATA/SAS, PCIe GEN 1/2 and 10GE
FLOAT: AUTO (PCIe GEN 1/2 or GEN 3)
1: 10-KR
INPUT_EN
0: Normal operation, FANOUT is disabled, use SEL0/1 to select the A or B input/output (see
SEL0/1 pin), input always enabled with 50 Ω.
22
I, 4-LEVEL,
LVCMOS
20 kΩ to GND: Reserved
FLOAT: AUTO - Use RX Detect, SEL0/1 to determine which input or output to enable,
FANOUT is disable
1: Normal operation, FANOUT is enabled (both S_OUT0/1 are ON). Input always enabled
with 50 Ω.
SEL0
Select pin for lane 0.
23
I, 4-LEVEL,
LVCMOS
0: selects input S_INB0±, output S_OUTB0±.
20 kΩ to GND: Selects input S_INB0±, output S_OUTA0±.
FLOAT: selects input S_INA0±, output S_OUTB0±.
1: Selects input S_INA0±, output S_OUTA0±.
SEL1
Select pin for lane 1.
26
I, 4-LEVEL,
LVCMOS
0: Selects input S_INB1±, output S_OUTB1±.
20 kΩ to GND: Selects input S_INB1±, output S_OUTA1±.
FLOAT: Selects input S_INA1±, output S_OUTB1±.
1: Selects input S_INA1±, output S_OUTA1±.
OUTPUT (LVCMOS)
ALL_DONE
Valid register load status output
27
0, LVCMOS 0: External EEPROM load passed
1: External EEPROM load failed
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: DS125MB203
Submit Documentation Feedback
5