DS125MB203_15 Datasheet, PDF (22/54 Pages) Texas Instruments – Low-Power 12.5-Gbps Dual-Lane 2:1/1:2 Mux/Buffer

DS125MB203
SNLS432C – OCTOBER 2012 – REVISED DECEMBER 2015
www.ti.com
ADDRESS
0x07
REGISTER
NAME
Reserved
0x08
Override
Pin Control
0x09
0x0A
0x0B
0x0C-0x0D
Reserved
Reserved
Reserved
Reserved
0x0E
CH0
NC – S_INA0
RXDET
0x0F
0x10
0x11
0x12
CH0
NC – S_INA0
EQ
Reserved
CH0
NC – S_INA0
Reserved
CH0
NC – S_INA0
Reserved
Table 7. SMBUS Slave Mode Register Map (continued)
BIT
FIELD
TYPE DEFAULT
EEPROM
REG BIT
DESCRIPTION
7:1
Reserved
R/W
0x01
0
Reserved
Set bits to 0
Set bit to 1
7
Reserved
Set bit to 0
6:4
Reserved
Yes
Set bits to 0
3
Override RXDET
R/W
0x00
Yes
1 = Block RXDET pin control (register control enabled)
0 = Allow RXDET pin control (register control disabled)
2
Override MODE
Yes
1: Block MODE pin control; use register to configure.
0: Allow MODE pin control
1:0
Reserved
Yes
Set bits to 0
7:0
Reserved
R/W
0x00
Set bits to 0
7:0
Reserved
R
0x00
7
Reserved
R/W
0x70
6:0
Reserved
R/W
Set bit to 0
Yes
Set bits to 111 0000'b
7:0
Reserved
R/W
0x00
Set bits to 0
7:6
Reserved
Set bits to 0
5:4
Reserved
Yes
Set bits to 0
00'b = Input is Hi-Z impedance
01'b = Auto Rx-Detect,
outputs test every 12 ms for 600 ms (50 times) then stops; termination is Hi-
R/W
0x00
Z until detection; once detected input termination is 50 Ω
3:2
RXDET
Yes
10'b = Auto Rx-Detect,
outputs test every 12 ms until detection occurs; termination is Hi-Z until
detection; once detected input termination is 50 Ω
11'b = Input is 50 Ω
Note: Override RXDET pin and enable register control through Reg 0x08[3]
1:0
Reserved
Set bits to 0
7:0
EQ Control
R/W
0x2F
Yes
EQ Control - total of 256 levels.
See Table 2.
7:0
Reserved
R/W
0xAD
7:3
Reserved
R/W
0x02
2:0
Reserved
7
Reserved
6:4
Reserved
R/W
0x00
3:2
Reserved
1:0
Reserved
Yes
Set bits to 0
Yes
Yes
Set bit to 0
Set bits to 0
Yes
Set bits to 0
Yes
Set bits to 0
22
Submit Documentation Feedback
Product Folder Links: DS125MB203
Copyright © 2012–2015, Texas Instruments Incorporated