DS125MB203_15 Datasheet, PDF (11/54 Pages) Texas Instruments – Low-Power 12.5-Gbps Dual-Lane 2:1/1:2 Mux/Buffer

www.ti.com
DS125MB203
SNLS432C – OCTOBER 2012 – REVISED DECEMBER 2015
(OUT+)
VOD (p-p) = (OUT+) ± (OUT-)
(OUT-)
80%
0V
20%
t_RISE
80%
20%
t_FALL
Figure 1. CML Output and Rise and FALL Transition Time
+
IN
0V
-
t_PLHD
+
t_PHLD
OUT
0V
-
Figure 2. Propagation Delay Timing Diagram
+
IN
DATA
0V
-
t_IDLE-DATA
+
t_DATA-IDLE
OUT
DATA
0V
-
IDLE
IDLE
Figure 3. Transmit IDLE-DATA and DATA-IDLE Response Time
t_LOW
t_R
t_HIGH
t_BUF
t_HD:STA
t_HD:DAT
t_F
t_SU:DAT
t_SU:STA
t_SU:STO
SP
ST
ST
SP
Figure 4. SMBus Timing Parameters
SCL
SDA
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: DS125MB203
Submit Documentation Feedback
11