TLFD500 Datasheet, PDF (22/38 Pages) Texas Instruments – 3.3 V INTEGRATED G.LITE ANALOG FRONT END

TLFD500PN
3.3 V INTEGRATED G.LITE ANALOG FRONT END
SLAS207B – JUNE 1999 – REVISED MAY 2000
GPR-C – GPIO I/O direction control register
Address: 01000b
D7
GPIOC[7]
D6
GPIOC[6]
Contents at reset: 11111111b
D5
D4
D3
GPIOC[5] GPIOC[4] GPIOC[3]
D2
GPIOC[2]
D1
GPIOC[1]
D0
GPIOC[0]
Table 9. GPR-C Direction Control
D7 D6 D5 D4 D3 D2 D1 D0 REG VALUE BIT NAME
0
–
–
–
–
–
–
–
1
–
–
–
–
–
–
–
–
0x80
GPIOC[7]
–
0
–
–
–
–
–
–
–
1
–
–
–
–
–
–
–
0x40
GPIOC[6]
–
–
0
–
–
–
–
–
–
–
1
–
–
–
–
–
–
0x20
GPIOC[5]
–
–
–
0
–
–
–
–
–
–
–
1
–
–
–
–
–
0x10
GPIOC[4]
–
–
–
–
0
–
–
–
–
–
–
–
1
–
–
–
–
0x08
GPIOC[3]
–
–
–
–
–
0
–
–
–
–
–
–
–
1
–
–
–
0x04
GPIOC[2]
–
–
–
–
–
–
0
–
–
–
–
–
–
–
1
–
–
0x02
GPIOC[1]
–
–
–
–
–
–
–
0
–
–
–
–
–
–
–
1
–
0x01
GPIOC[0]
NOTE 8: A particular GPIOC control bit configures direction for the corresponding GPIOD data bit.
GPR-D – GPIO data register
DESCRIPTION
Configure GPIO 7 pin as output
Configure GPIO 7 pin as input
Configure GPIO 6 pin as output
Configure GPIO 6 pin as input
Configure GPIO 5 pin as output
Configure GPIO 5 pin as input
Configure GPIO 4 pin as output
Configure GPIO 4 pin as input
Configure GPIO 3 pin as output
Configure GPIO 3 pin as input
Configure GPIO 2 pin as output
Configure GPIO 2 pin as input
Configure GPIO 1 pin as output
Configure GPIO 1 pin as input
Configure GPIO 0 pin as output
Configure GPIO 0 pin as input
Address: 01001b
D7
GPIOD[7]
D6
GPIOD[6]
Contents at reset: 00000000b
D5
D4
D3
GPIOD[5] GPIOD[4] GPIOD[3]
D2
GPIOD[2]
D1
GPIOD[1]
CAUTION:
GPIOD[7:0] corresponds to pins GPIO7–GPIO0 respectively.
D0
GPIOD[0]
22
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265