TLFD500 Datasheet, PDF (18/38 Pages) Texas Instruments – 3.3 V INTEGRATED G.LITE ANALOG FRONT END

TLFD500PN
3.3 V INTEGRATED G.LITE ANALOG FRONT END
SLAS207B – JUNE 1999 – REVISED MAY 2000
PCR-RX2 – programmable gain control register 2 for RX channel PGA1 and PGA2
Address: 00011b
D7
Reserved
D6
Reserved
Contents at reset: 00000000b
D5
D4
D3
D2
D1
D0
Reserved RXPGA2[1] RXPGA2[0] RXPGA1[2] RXPGA1[1] RXPGA1[0]
Table 5. PCR-RX2 Gain
D7 D6 D5 D4 D3 D2 D1 D0 HEX VALUE
BIT NAME
R
–
–
–
–
–
–
–
–
Reserved
–
R
–
–
–
–
–
–
–
Reserved
–
–
R
–
–
–
–
–
–
Reserved
–
–
–
0
0
–
–
–
0x00
RXPGA2[1:0]
–
–
–
0
1
–
–
–
0x08
–
–
–
1
0
–
–
–
0x10
–
–
–
1
1
–
–
–
0x18
–
–
–
–
–
0
0
0
0x00
RXPGA1[2:0]
–
–
–
–
–
0
0
1
0x01
–
–
–
–
–
0
1
0
0x02
–
–
–
–
–
0
1
1
0x03
–
–
–
–
–
1
0
0
0x04
–
–
–
–
–
1
0
1
0x05
–
–
–
–
–
1
1
0
0x06
–
–
–
–
–
1
1
1
0x07
NOTES: 3. The formula to convert bit value to RXPGA2 gain in dB is
RXPGA2 gain (in dB) = RXPGA2[1:0] (in decimal) x 6dB
Similarly the needed RXPGA2[1:0] bit combination can be computed, given the gain in dB.
4. The formula to convert bit value to RXPGA1 gain in dB is
RXPGA1 gain (in dB) = RXPGA1[2:0] (in decimal) x 3dB
Similarly the needed RXPGA1[2:0] bit combination can be computed, given the gain in dB.
DESCRIPTION
Bit reserved for future use
Bit reserved for future use
Bit reserved for future use
0dB
6dB
12dB
18dB
0dB
3dB
6dB
9dB
12dB
INVALID
INVALID
INVALID
CAUTION:
Performance of the codec for invalid combination of bits is not guaranteed and such
combinations should not be used. The user should make no assumption that the code bits
will saturate to a maximum or minimum value or wrap around to a valid combination.
PCR-TX – programmable attenuation control register for TX channel
Address: 00100b
D7
Reserved
D6
Reserved
Contents at reset: 00000000b
D5
D4
D3
Reserved TXPAA[4] TXPAA[3]
D2
TXPAA[2]
D1
TXPAA[1]
D0
TXPAA[0]
18
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265