LM3S6952 Datasheet, PDF(566/626 Page) Texas Instruments – Stellaris LM3S6952 Microcontroller

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

LM3S6952 Datasheet, PDF (566/626 Pages) Texas Instruments – Stellaris LM3S6952 Microcontroller

◁

Signal Tables

Table 21-5. Signals by Pin Number (continued)

Pin Number

Pin Name

Pin Type Buffer Typea Description

K11

XOSC0

I

Analog Hibernation module oscillator crystal input or an external clock

reference input. Note that this is either a 4.194304-MHz crystal or

a 32.768-kHz oscillator for the Hibernation module RTC. See the

CLKSEL bit in the HIBCTL register.

K12

XOSC1

O

Analog Hibernation module oscillator crystal output. Leave unconnected

when using a single-ended clock source.

L1

PC4

I/O

TTL

GPIO port C bit 4.

PhA0

I

TTL

QEI module 0 phase A.

L2

PC7

I/O

TTL

GPIO port C bit 7.

C2-

I

Analog Analog comparator 2 negative input.

L3

PA0

I/O

TTL

GPIO port A bit 0.

U0Rx

I

TTL

UART module 0 receive. When in IrDA mode, this signal has IrDA

modulation.

L4

PA3

I/O

TTL

GPIO port A bit 3.

SSI0Fss

I/O

TTL

SSI module 0 frame.

L5

PA4

I/O

TTL

GPIO port A bit 4.

SSI0Rx

I

TTL

SSI module 0 receive.

L6

PA6

I/O

TTL

GPIO port A bit 6.

CCP1

I/O

TTL

Capture/Compare/PWM 1.

L7

RXIN

I

Analog RXIN of the Ethernet PHY.

L8

TXON

O

Analog TXON of the Ethernet PHY.

L9

MDIO

I/O

TTL

MDIO of the Ethernet PHY.

L10

GND

-

Power Ground reference for logic and I/O pins.

L11

OSC0

I

Analog Main oscillator crystal input or an external clock reference input.

L12

VBAT

-

Power Power source for the Hibernation module. It is normally connected

to the positive terminal of a battery and serves as the battery

backup/Hibernation module power-source supply.

M1

PC5

I/O

TTL

GPIO port C bit 5.

C1+

I

Analog Analog comparator 1 positive input.

C1o

O

TTL

Analog comparator 1 output.

M2

PC6

I/O

TTL

GPIO port C bit 6.

C2+

I

Analog Analog comparator 2 positive input.

M3

PA1

I/O

TTL

GPIO port A bit 1.

U0Tx

O

TTL

UART module 0 transmit. When in IrDA mode, this signal has IrDA

modulation.

M4

PA2

I/O

TTL

GPIO port A bit 2.

SSI0Clk

I/O

TTL

SSI module 0 clock.

M5

PA5

I/O

TTL

GPIO port A bit 5.

SSI0Tx

O

TTL

SSI module 0 transmit.

M6

PA7

I/O

TTL

GPIO port A bit 7.

M7

RXIP

I

Analog RXIP of the Ethernet PHY.

M8

TXOP

O

Analog TXOP of the Ethernet PHY.

M9

PF0

I/O

TTL

GPIO port F bit 0.

PhB0

I

TTL

QEI module 0 phase B.

566

April 05, 2010

Texas Instruments-Production Data

▷