|
M16C62_N Datasheet, PDF (152/621 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY | |||
|
◁ |
Clock asynchronous serial I/O (UART) mode
Mitsubishi microcomputers
M16C / 62 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(3) Clock-asynchronous serial I/O mode (used for the SIM interface)
The SIM interface is used for connecting the microcomputer with a memory card or the like; adding some
extra settings in UART2 clock-asynchronous serial I/O mode allows the user to effect this function. Table
1.19.8 shows the specifications of clock-asynchronous serial I/O mode (used for the SIM interface).
Table 1.19.8. Specifications of clock-asynchronous serial I/O mode (used for the SIM interface)
Item
Specification
Transfer data format
⢠Transfer data 8-bit UART mode (bit 2 through bit 0 of address 037816 = â1012â)
⢠One stop bit (bit 4 of address 037816 = â0â)
⢠With the direct format chosen
Set parity to âevenâ (bit 5 and bit 6 of address 037816 = â1â and â1â respectively)
Set data logic to âdirectâ (bit 6 of address 037D16 = â0â).
Set transfer format to LSB (bit 7 of address 037C16 = â0â).
⢠With the inverse format chosen
Set parity to âoddâ (bit 5 and bit 6 of address 037816 = â0â and â1â respectively)
Set data logic to âinverseâ (bit 6 of address 037D16 = â1â)
Set transfer format to MSB (bit 7 of address 037C16 = â1â)
Transfer clock
⢠With the internal clock chosen (bit 3 of address 037816 = â0â) : fi / 16 (n + 1) (Note 1) : fi=f1, f8, f32
(Do not set external clock)
_______
_______
Transmission / reception control ⢠Disable the CTS and RTS function (bit 4 of address 037C16 = â1â)
Other settings
⢠The sleep mode select function is not available for UART2
⢠Set transmission interrupt factor to âtransmission completedâ (bit 4 of address 037D16 = â1â)
Transmission start condition ⢠To start transmission, the following requirements must be met:
- Transmit enable bit (bit 0 of address 037D16) = â1â
- Transmit buffer empty flag (bit 1 of address 037D16) = â0â
Reception start condition ⢠To start reception, the following requirements must be met:
- Reception enable bit (bit 2 of address 037D16) = â1â
Interrupt request
generation timing
- Detection of a start bit
⢠When transmitting
When data transmission from the UART2 transfer register is completed
(bit 4 of address 037D16 = â1â)
⢠When receiving
When data transfer from the UART2 receive register to the UART2 receive
buffer register is completed
Error detection
⢠Overrun error (see the specifications of clock-asynchronous serial I/O) (Note 2)
⢠Framing error (see the specifications of clock-asynchronous serial I/O)
⢠Parity error (see the specifications of clock-asynchronous serial I/O)
- On the reception side, an âLâ level is output from the TXD2 pin by use of the parity error
signal output function (bit 7 of address 037D16 = â1â) when a parity error is detected
- On the transmission side, a parity error is detected by the level of input to
the RXD2 pin when a transmission interrupt occurs
⢠The error sum flag (see the specifications of clock-asynchronous serial I/O)
Note 1: ânâ denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.
Note 2: If an overrun error occurs, the UART2 receive buffer will have the next data written in. Note also
that the UARTi receive interrupt request bit is not set to â1â.
137
|
▷ |