English
Language : 

HYB18L256160B Datasheet, PDF (40/58 Pages) Qimonda AG – DRAMs for Mobile Applications 256-Mbit Mobile-RAM
Data Sheet
HY[B/E]18L256160B[C/F]L-7.5
256-Mbit Mobile-RAM
FIGURE 40
WRITE with Auto Precharge Interrupted by WRITE
&/ .
&RP PD QG :5 $3
$GGUH VV %&D RQONEQ
'4 
',E 
12 3 
:5 ,7(
12 3 
12 3 
12 3 
12 3 
%&D QR NO[P 
',E   
W:5  ED QNQ 
',[ 
',[  
',[  
W5 3 ED QNQ 
',[  
:5$3 :ULWHZLWK$XWR3UHF KDUJ H: 5,7( :ULWHZ LWKRUZLWKR XW$XWR3UHF KDUJ H
%XUVW/HQJWK LQ WK HFDVH VKR ZQ 
:ULWH ZLWK$XWR3UHFK DUJHWREDQNQLV LQ WHUUXSWHG E\VX EVHTXHQ W:ULWHWREDQ NP
12 3 
'R Q W&D UH
2.4.9
AUTO REFRESH and SELF REFRESH
The Mobile-RAM requires a refresh of all rows in a rolling interval. Each refresh is generated in one of two ways: by an explicit
AUTO REFRESH command, or by an internally timed event in SELF REFRESH mode.
2.4.9.1 AUTO REFRESH
AUTO REFRESH is used during normal operation of the
Mobile-RAM. The command is non persistent, so it must be
issued each time a refresh is required. A minimum row cycle
time (tRC) is required between two AUTO REFRESH
commands. The same rule applies to any access command
after the AUTO REFRESH operation. All banks must be
precharged prior to the AUTO REFRESH command.
The refresh addressing is generated by the internal refresh
controller. This makes the address bits “Don’t Care” during an
AUTO REFRESH command. The Mobile-RAM requires
AUTO REFRESH cycles at an average periodic interval of 7.8
µs (max.). Partial array mode has no influence on AUTO
REFRESH mode.
FIGURE 41
AUTO REFRESH Command
&/ .
&. ( +LJ K 
&6 
5$ 6
&$ 6
:(
$$  
%$% $
'R Q W&D UH
Rev. 1.73, 2006-09
40
01302004-CZ2R-J9SE