English
Language : 

M37280MF Datasheet, PDF (70/178 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER    
PRELIMINARY NSootimcee: pTahriasmisennotitcalimfinitasl asrpeecsiufibcjaetciot nto. change.
MITSUBISHI MICROCOMPUTERS
M37280MF–XXXSP, M37280MK–XXXSP
M37280EKSP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
Block Control Register i
b7 b6 b5 b4 b3 b2 b1 b0
Block control register i (BCi) (i=1 to 16) [Addresses 00D016 to 00DF16]
B
Name
0, 1 Display mode
selection bits
(BCi0, BCi1)
Functions
b1 b0 Functions
0 0 Display OFF
0 1 OSD mode
1 0 CC mode
1 1 CDOSD mode
After reset R W
Indeterminate R W
2 Border control bit 0 : Border OFF
(BCi2)
1 : Border ON
Indeterminate R W
3, 4 Dot size selection b6 b5 b4 b3 Pre-divide
Dot size
Indeterminate R W
bits
(BCi3, BCi4)
ratio
00
01
1Tc ! 1/2H
1Tc ! 1H
0 0 1 0 ! 1 2Tc ! 2H
11
3Tc ! 3H
00
1Tc ! 1/2H
01
1Tc ! 1H
0 1 1 0 ! 2 2Tc ! 2H
5, 6 Pre-divide ratio
selection bit
11
00
11 01
3Tc ! 3H
1.5Tc ! 1/2H (See note 3) Indeterminate R W
1.5Tc ! 1H (See note 3)
(BCi5, BCi6)
00
1 1 0 1 !3
10
11
1Tc ! 1/2H
1Tc ! 1H
2Tc ! 2H
3Tc ! 3H
7 Nothing is assigned. This bit is a write disable bit.
When this bit is read out, the value is indeterminate.
Indeterminate R —
Notes 1: Tc : OSD clock cycle divided in pre-divide circuit
2: H : HSYNC
3: This character size is available only in Layer 2. At this time, set layer 1’s
pre-divide ratio = ! 2, layer 1’s horizontal dot size = 1Tc.
Fig. 12.11.4 Block Control Register i (i = 1 to 16)
Rev. 1.0
70