M37280MF Datasheet, PDF (56/178 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

PRELIMINARY _{NSootimcee: pTahriasmisennotitcalimfinitasl} ^{asrpeecsiufibcjaetciot nto. change.}
MITSUBISHI MICROCOMPUTERS
M37280MF–XXXSP, M37280MK–XXXSP
M37280EKSP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
12.10.1 Notes When not Using Data Slicer
When bit 0 of data slicer control register 1 (address 00E016) is “0,”
terminate the pins as shown in Figure 12.10.2.
<When data slicer circuit and timing signal generating circuit is in OFF state>
Apply the same voltage as VCC to
AVCC pin.
Apply HLF pin VCC or VSS level.
Apply VHOLD pin VCC or VSS level.
Pull-up CVIN pin to VCC through
a resistor of 5 kΩ or more.
VCC or VSS
VCC or VSS
24 ^AVCC
25 ^HLF
27 ^VHOLD
VCC or VSS ₂₈ CVIN
Fig. 12.10.2 Termination of Data Slicer Input/Output Pins when Data Slicer Circuit and Timing Generating Circuit Is in OFF State
When both bits 0 and 2 of data slicer control register 1 (address
00E016) are “1,” terminate the pins as shown in Figure 12.10.3.
<When using a reference clock generated in timing signal generating circuit as OSD clock>
Apply the same voltage as VCC to AVCC pin.
Connect the same external circuit as when
1 µF
using data slicer to HLF pin.
Leave VHOLD pin open.
1 kΩ
200pF
24 ^AVCC
25 ^HLF
Open ₂₇ VHOLD
Pull-up CVIN to VCC through a resistor
of 5 kΩ or more.
5 kΩ or more
28 ^CVIN
Fig. 12.10.3 Termination of Data Slicer Input/Output Pins when Timing Signal Generating Circuit Is in ON State
Rev. 1.0
56