M37280MF Datasheet, PDF (165/178 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

PRELIMINARY _{NSootimcee: pTahrisamisennotitcalimfinitasl} ^{aspreecsiufibcjaetciotnto. change.}
MITSUBISHI MICROCOMPUTERS
M37280MF–XXXSP, M37280MK–XXXSP
M37280EKSP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
Address 021616
Clock Control Register
b7 b6 b5 b4 b3 b2 b1 b0
000 0
Clock control register (CS) [Address 021616]
B
Name
Functions
After reset R W
0 Clock selection bit
(CS0)
0: Data slicer clock
1: OSC1 clock
0 RW
1, 2 OSC1 oscillating mode ^{b2 b1}
0
selection bits (CS1, CS2) ^{0 0: 32kHz oscillating mode.}
0 1: Used as input port of P63
and P64 (See note 1).
1 0: LC oscillating mode
1 1: Ceramic • quartz-crystal
oscillating mode
RW
3 to 6 Fix these bits to “0.”
7 Test bit
(See note 2)
0 RW
0 RW
Note 1: Set bit 7 of address 00C716 to “1”, when OSC1 and OSC2 are used as P63
and P64.
2: Be sure to set bit 7 to “0” for program of the mask and the EPROM versions.
For the emulator MCU version (M37280ERSS), be sure to set bit 7 to “1”
when using the data slicer clock for software debugging.
Rev. 1.0
Address 021716
I/O Polarity Control Register
b7 b6 b5 b4 b3 b2 b1 b0
I/O polarity control register (PC) [Address 021716]
B
Name
Functions
0 HSYNC input polarity
switch bit (PC0)
0 : Positive polarity input
1 : Negative polarity input
1 VSYNC input polarity
switch bit (PC1)
0 : Positive polarity input
1 : Negative polarity input
2 R, G, B output polarity
switch bit (PC2)
0 : Positive polarity output
1 : Negative polarity output
3 _{Nothing is assigned. This bit is a write disable bit.}
When this bit is read out, the value is “0”.
4 OUT1 output polarity
switch bit (PC4)
0 : Positive polarity output
1 : Negative polarity output
5 OUT2 output polarity
switch bit (PC5)
0 : Positive polarity output
1 : Negative polarity output
6 Display dot line selection
bit (PC6) (See note)
0 : “ ” at even field
“ ” at odd field
1 : “ ” at even field
“ ” at odd field
After reset R W
0 RW
0 RW
0 RW
0 R—
0 RW
0 RW
0 RW
7 Field determination
flag(PC7)
Note: Refer to Fig. 12.11.19.
0 : Even field
1 : Odd field
1 R—
165