|
M37280MF Datasheet, PDF (37/178 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER | |||
|
◁ |
PRELIMINARY NSootimcee: pTahriasmisennotitcalimfinitasl asrpeecsiufibcjaetciot nto. change.
MITSUBISHI MICROCOMPUTERS
M37280MFâXXXSP, M37280MKâXXXSP
M37280EKSP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
12.6.4 I2C Control Register
The I2C control register (address 00F916) controls the data commu-
nication format.
(1) Bits 0 to 2: Bit Counter (BC0âBC2)
These bits decide the number of bits for the next 1-byte data to be
transmitted. An interrupt request signal occurs immediately after the
number of bits specified with these bits are transmitted.
When a START condition is received, these bits become â0002â and
the address data is always transmitted and received in 8 bits.
(2) Bit 3: I2C Interface Use Enable Bit (ESO)
This bit enables usage of the multimaster I2C BUS interface. When
this bit is set to â0,â the use disable status is provided, so the SDA
and the SCL become high-impedance. When the bit is set to â1,â use
of the interface is enabled.
When ESO = â0,â the following is performed.
⢠PIN = â1,â BB = â0â and AL = â0â are set (they are bits of the I2C
status register at address 00F816 ).
⢠Writing data to the I2C data shift register (address 00F616) is dis-
abled.
(3) Bit 4: Data Format Selection Bit (ALS)
This bit decides whether or not to recognize slave addresses. When
this bit is set to â0,â the addressing format is selected, so that ad-
dress data is recognized. When a match is found between a slave
address and address data as a result of comparison or when a gen-
eral call (refer to â12.6.5 I2C Status Register,â bit 1) is received, trans-
mission processing can be performed. When this bit is set to â1,â the
free data format is selected, so that slave addresses are not recog-
nized.
(4) Bit 5: Addressing Format Selection Bit (10BIT SAD)
This bit selects a slave address specification format. When this bit is
set to â0,â the 7-bit addressing format is selected. In this case, only
the high-order 7 bits (slave address) of the I2C address register (ad-
dress 00F716) are compared with address data. When this bit is set
to â1,â the 10-bit addressing format is selected, all the bits of the I2C
address register are compared with address data.
(5) Bits 6 and 7:Connection Control Bits between I2C-BUS Inter-
face and Ports (BSEL0, BSEL1)
These bits controls the connection between SCL and ports or SDA
and ports (refer to Figure 12.6.5).
SCL
Multi-master
I2C-BUS
interface
SDA
â0â
â1â BSEL0
SCL1/P11
â0â
â1â BSEL1
SCL2/P12
â0â
â1â BSEL0
SDA1/P13
â0â
â1â BSEL1
SDA2/P14
Note: When using multi-master I2C-BUS interface, set bits 3 and
4 of the serial I/O mode register (address 021316) to â1.â
Moreover, set the corresponding direction register to â1â to
use the port as multi-master I2C-BUS interface.
Fig. 12.6.5 Connection Port Control by BSEL0 and BSEL1
Rev. 1.0
37
|
▷ |