GMS81C5108 Datasheet, PDF (42/102 Pages) Hynix Semiconductor – HYNIX SEMICONDUCTOR INC. 8-BIT SINGLE-CHIP MICROCONTROLLERS

GMS81C5108
10.3 Power Saving Operation
GMS81C5108 has 2 power-saving mode. In power-saving
mode, power consumption is reduced considerably that in
Battery operation Battery life can be extended a lot.
Sleep mode is entered by setting bit 0 of Sleep Mode Reg-
ister (SMR), and STOP Mode is entered by STOP instruc-
tion.
SLEEP Mode
In this mode, the internal oscillation circuits remain active.
Oscillation continues and peripherals are operate normally
but CPU stops. Movement of all Peripherals is shown in
Table 10-1. Sleep mode is entered by setting bit 0 of SMR
(address 0DE_H).
It is released by RESET or interrupt. To be released by in-
terrupt, interrupt should be enabled before Sleep mode.
Sleep Mode Register
ADDRESS : 0DE_H
RESET VALUE : -------0_B
SMR
-------
0: Release Sleep Mode
1: Enter Sleep Mode
Figure 10-5 SLEEP Mode Register
Oscillator
(X_IN or SX_IN pin)
Internal CPU Clock
Interrupt
Set bit 0 of SMR
Normal Operation
Release
Stand-by Mode
Normal Operation
Figure 10-6 Sleep Mode Release Timing by External Interrupt
.
Oscillator
(X_IN or SX_IN pin)
Internal CPU Clock
RESET
Set bit 0 of SMR
Release
BIT Counter
01 2
Clear & Start
FE FF 0 1 2
Normal Operation
Stand-by Mode
t_ST = 62.5ms
Normal Operation
at 4.19MHz by hardware
1
t_ST = _{fMAIN ÷1024} x 256
Figure 10-7 SLEEP Mode Release Timing by RESET pin
JUNE 2001 Ver 1.0
39