MB84VD23381FJ Datasheet, PDF (39/54 Pages) Fujitsu Component Limited. – Stacked MCP (Multi-Chip Package) FLASH MEMORY & FCRAM

MB84VD23381FJ-80
• READ Timing #3 (Address Access after OE Control Access) (FCRAM)
tRC
tRC
Address
(A19 to A2)
Address Valid
Address Valid (No change)
Address
(A1, A0)
CE1r
OE
DQ
(Output)
Address Valid
tASO
tOLAH
tAX
tOE
tOLZ
tOH
Address Valid
tAA
tOHAH
tOHZ
tOH
Valid Data Output
Valid Data Output
Note : CE2r and WE must be High for entire read cycle.
• READ Timing #4 (Address Access after CE1r Control Access) (FCRAM)
tRC
tRC
Address
(A19 to A2)
Address Valid
Address Valid (No change)
Address
(A1, A0)
CE1r
OE
DQ
(Output)
Address Valid
tASC
tCLAH
tAX
tCE
tCLZ
tOH
Valid Data Output
Note : CE2r and WE must be High for entire read cycle.
Address Valid
tAA
tCHAH
tCHZ
tOH
Valid Data Output
38