MB84VD23381FJ Datasheet, PDF (38/54 Pages) Fujitsu Component Limited. – Stacked MCP (Multi-Chip Package) FLASH MEMORY & FCRAM

MB84VD23381FJ-80
• READ Timing #1 (OE Control Access) (FCRAM)
Address
CE1r
OE
DQ
(Output)
tRC
Address Valid
tCE
tCLOL
tOE
tASO
tOLZ
tOHAH
tRC
Address Valid
tASO
tOLCH
tOP
tOE
tOHAH
tOHZ
tOH
tOLZ
tOHZ
tOH
Valid Data Output
Valid Data Output
Note : CE2r and WE must be High for entire read cycle.
• READ Timing #2 (CE1r Control Access) (FCRAM)
Address
CE1r
OE
DQ
(Output)
tRC
Address Valid
tASC
tCE
tCHAH tASC
tRC
Address Valid
tCE
tCHAH
tOLCH
tCP
tOE
tCHZ
tCHZ
tCLZ
tOH
tCLZ
tOH
Valid Data Output
Valid Data Output
Note : CE2r and WE must be High for entire read cycle.
37