MC68HC05C8A Datasheet, PDF(93/116 Page) Motorola, Inc

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

MC68HC05C8A Datasheet, PDF (93/116 Pages) Motorola, Inc – Microcontrollers

◁

3.3-V Control Timing

OSC(1)

tRL

RESET

tILIH

IRQ(2)

IRQ(3)

4064 tCYC

INTERNAL

CLOCK

INTERNAL

ADDRESS BUS

1FFE

1FFF(4)

Notes:

1. Represents the internal clocking of the OSC1 pin

2. IRQ pin edge-sensitive mask option

3. IRQ pin level- and edge-sensitive mask option

4. RESET vector address shown for timing example

RESET OR INTERRUPT

VECTOR FETCH

Figure 13-7. STOP Recovery Timing Diagram

(NOTE 1)

VDD

OSC1 PIN(2)

INTERNAL

CLOCK(3)

4064 tCYC

INTERNAL

ADDRESS BUS(3)

1FFE

1FFF

INTERNAL

DATA BUS(3)

NEW

PCH

PCL

NOTES:

1. Power-on reset threshold is typically between 1 V and 2 V.

2. OSC1 line is meant to represent time only, not frequency.

3. Internal clock, internal address bus, and internal data bus are not available externally.

Figure 13-8. Power-On Reset Timing Diagram

MC68HC05C8A â¢ MC68HCL05C8A â¢ MC68HSC05C8A Data Sheet, Rev. 5.1

Freescale Semiconductor

▷