MC9S08DZ60MLF Datasheet, PDF (208/416 Pages) Freescale Semiconductor, Inc – MC9S08DZ60 Series Features

Chapter 11 Inter-Integrated Circuit (S08IICV2)
11.3.5 IIC Data I/O Register (IICD)
7
6
5
4
3
2
1
0
R
DATA
W
Reset
0
0
0
0
0
0
0
0
Figure 11-7. IIC Data I/O Register (IICD)
Table 11-7. IICD Field Descriptions
Field
7–0
DATA
Description
Data — In master transmit mode, when data is written to the IICD, a data transfer is initiated. The most significant
bit is sent first. In master receive mode, reading this register initiates receiving of the next byte of data.
NOTE
When transitioning out of master receive mode, the IIC mode should be
switched before reading the IICD register to prevent an inadvertent
initiation of a master receive data transfer.
In slave mode, the same functions are available after an address match has occurred.
The TX bit in IICC must correctly reflect the desired direction of transfer in master and slave modes for
the transmission to begin. For instance, if the IIC is configured for master transmit but a master receive is
desired, reading the IICD does not initiate the receive.
Reading the IICD returns the last byte received while the IIC is configured in master receive or slave
receive modes. The IICD does not reflect every byte transmitted on the IIC bus, nor can software verify
that a byte has been written to the IICD correctly by reading it back.
In master transmit mode, the first byte of data written to IICD following assertion of MST is used for the
address transfer and should comprise of the calling address (in bit 7 to bit 1) concatenated with the required
R/W bit (in position bit 0).
11.3.6 IIC Control Register 2 (IICC2)
7
6
5
4
3
2
1
0
R
0
0
0
GCAEN
ADEXT
AD10
AD9
AD8
W
Reset
0
0
0
0
0
0
0
0
= Unimplemented or Reserved
Figure 11-8. IIC Control Register (IICC2)
MC9S08DZ60 Series Data Sheet, Rev. 4
208
Freescale Semiconductor