|
BCM4339XKWBGT Datasheet, PDF (117/183 Pages) Cypress Semiconductor – Single-Chip 5G WiFi IEEE 802.11ac MAC/Baseband/Radio with Integrated Bluetooth 4.1 and FM Receiver | |||
|
◁ |
BCM4339 Preliminary Data Sheet
WLAN GPIO Signals and Strapping Options
Multiplexed Bluetooth GPIO Signals
The Bluetooth GPIO pins (BT_GPIO_0 to BT_GPIO_7) are multiplexed pins and can be programmed to be used
as GPIOs or for other Bluetooth interface signals such as I2S. The specific function for a given BT_GPIO_X pin
is chosen by programming the Pad Function Control register for that specific pin. Table 26 shows the possible
options for each BT_GPIO_X pin. Note that each BT_GPIO_X pin's Pad Function Control register setting is
independent (BT_GPIO_1 can be set to pad function 7 at the same time that BT_GPIO_3 is set to pad
function 0). When the Pad Function Control register is set to 0, the BT_GPIOs do not have specific functions
assigned to them and behave as generic GPIOs. The A_GPIO_X pins described below are multiplexed behind
the BCM4339's PCM and I2S interface pins.
Table 26: GPIO Multiplexing Matrix
Pin Name 0
1
BT_UART_CTS_
N
BT_UART_RTS_
N
BT_UART_RXD
BT_UART_TXD
BT_PCM_IN
UART_CTS_N â
UART_RTS_N â
UART_RXD
UART_TXD
A_GPIO[3]
â
â
PCM_IN
Pad Function Control Register Setting
2
3
4
5
6
â
â
â
â
â
â
â
â
â
â
â
â
â
â
â
â
â
â
â
â
PCM_IN HCLK
â
â
â
BT_PCM_OUT A_GPIO[2]
BT_PCM_SYNC A_GPIO[1]
BT_PCM_CLK A_GPIO[0]
PCM_OUT PCM_OUT LINK_IND
PCM_SYNC PCM_SYN HCLK
C
PCM_CLK PCM_CLK â
â
INT_LPO
â
I2S_MSDO â
I2S_MWS â
I2S_MSCK â
BT_I2S_DO
BT_I2S_DI
A_GPIO[5]
A_GPIO[6]
PCM_OUT â
PCM_IN
â
BT_I2S_WS
BT_I2S_CLK
BT_GPIO_5a
BT_GPIO_4a
BT_GPIO_3a
BT_GPIO_2a
GPIO[7]
GPIO[6]
GPIO[5]
GPIO[4]
GPIO[3]
GPIO[2]
PCM_SYNC â
PCM_CLK â
HCLK
â
LINK_IND â
â
â
â
â
BT_GPIO_1
GPIO[1]
â
â
BT_GPIO_0
GPIO[0]
â
â
CLK_REQ
WL/
â
â
BT_CLK_REQ
a. Available only in the WLCSP package.
â
HCLK
LINK_IND
â
I2S_MSCK
I2S_SSDO
I2S_SSDI/
MSDI
â
INT_LPO
I2S_SSCK
I2S_MSDO â
â
â
I2S_MWS â
I2S_MSCK â
â
â
I2S_MSDO I2S_SSDO â
â
I2S_MWS I2S_SWS â
â
â
I2S_SSDI/ â
â
MSDI
â
â
â
â
â
clk_12p288 â
â
â
â
â
â
7
15
A_GPIO[1] â
A_GPIO[0] â
GPIO[5]
â
GPIO[4]
â
I2S_SSDI/ SF_MISO
MSDI
I2S_SSDO SF_MOSI
I2S_SWS
SF_SPI_CS
N
I2S_SSCK SF_SPI_CL
K
STATUS
â
TX_CON_FX â
I2S_SWS â
I2S_SSCK â
CLK_REQ â
â
â
â
â
â
â
CLASS1[2] â
â
â
A_GPIO[7] â
Broadcom®
November 17, 2014 ⢠4339-DS106-R
Page 116
|
▷ |