AM186ED Datasheet, PDF (12/88 Pages) Advanced Micro Devices – High Performance, 80C186- and 80C188-Compatible, 16-Bit Embedded Microcontrollers

PRELIMINARY
COMPARING THE Am186ES/ESLV TO THE Am186ED/EDLV MICROCONTROLLERS
Compared to the Am186ES/ESLV microcontrollers, the significantly better performance with its 40-MHz clock
Am186ED/EDLV microcontrollers have the following rate.
additional features:
Integrated DRAM Controller
n Integrated DRAM controller
The integrated DRAM controller directly interfaces
n Enhanced refresh control unit
DRAM to support no-wait state DRAM interface up to
n Option to overlap DRAM with peripheral chip select
(PCS)
40 MHz. Wait states can be inserted to support slower
DRAM. All signals required by the DRAM are
generated on the Am186ED/EDLV microcontrollers
n Additional serial port mode for DMA support of 9-bit and no external logic is r equired. The DRAM
protocols
multiplexed address pins are connected to the odd
n Option to boot from 8- or 16-bit memory
address pins starting with A1 on the Am186ED/EDLV
microcontrollers to MA0 on the DRAM. The correct row
n Improved external bus master support
and column addresses are generated on these pins
n PSRAM controller removed
during a DRAM access. The UCAS and LCAS are used
to select which byte of the DRAM is accessed during a
Figure 1 shows an example system using a 40-MHz
Am186ED microcontroller. Figure 2 shows a
comparable system implementation with an 80C186.
Because of its superior integration, the Am186ED/
EDLV system does not require the support devices that
are required on the 80C186 example system. In
T ^{addition, the Am186ED/EDLV microcontrollers provide}
read or write. The RAS0 controls the lower bank of
DRAM which starts at 00000h in the address map and
is bounded by the lower memory size selected in the
LMCS register. RAS1 controls the upper bank of
DRAM which ends at FFFFFh and is bounded by the
upper memory size in the UMCS register. When RAS1
is enabled, UCS is automatically disabled. Neither,
either, or both DRAM banks can be activated.
D ^{R A F 25}
Figure 2. 80C186 Microcontroller Example System Design
12
Am186ED/EDLV Microcontrollers