AK4683_07 Datasheet, PDF (64/84 Pages) Asahi Kasei Microsystems – Asynchronous Multi-Channel Audio CODEC with DIR/T

[AK4683]
(2)-3. READ Operations
Set R/W bit = “1” for the READ operation of the AK4683.
After transmission of a data, the master can read next address’s data by generating the acknowledge instead of
terminating the write cycle after the receipt the first data word. After the receipt of each data, the internal 5bits address
counter is incremented by one, and the next data is taken into next address automatically. If the address exceed 1FH
prior to generating the stop condition, the address counter will “roll over” to 00H and the previous data will be
overwritten.
The AK4683 supports two basic read operations: CURRENT ADDRESS READ and RANDOM READ.
ADC/DAC part register can not read.
(2)-3-1. CURRENT ADDRESS READ
The AK4683 contains an internal address counter that maintains the address of the last word accessed, incremented by
one. Therefore, if the last access (either a read or write) was to address n, the next CURRENT READ operation would
access data from the address n+1.
After receipt of the slave address with R/W bit set to “1”, the AK4683 generates an acknowledge, transmits 1byte data
which address is set by the internal address counter and increments the internal address counter by 1. If the master does
not generate an acknowledge to the data but generate the stop condition, the AK4683 discontinues transmission
SDA
S
T
A ^Slave
R ^Address
T
Data(n)
Data(n+1)
Data(n+2)
S
Data(n+x) ^T
O
P
S
P
A
A
A
A
C
C
C
C
K
K
K
K
Figure 48. CURRENT ADDRESS READ
(2)-3-2. RANDOM READ
Random read operation allows the master to access any memory location at random. Prior to issuing the slave address
with the R/W bit set to “1”, the master must first perform a “dummy” write operation.
The master issues the start condition, slave address(R/W=“0”) and then the register address to read. After the register
address’s acknowledge, the master immediately reissues the start condition and the slave address with the R/W bit set to
“1”. Then the AK4683 generates an acknowledge, 1byte data and increments the internal address counter by 1. If the
master does not generate an acknowledge to the data but generate the stop condition, the AK4683 discontinues
transmission.
SDA
S
T
A ^Slave
R ^Address
T
S
T
Word
A ^Slave
Address(n) _R Address
T
Data(n)
S
S
A
A
A
C
C
C
K
K
K
Figure 49. RANDOM READ
Data(n+1)
A
A
C
C
K
K
S
Data(n+x) ^T
O
P
P
MS0427-E-02
- 64 -
2007/04