English
Language : 

W25Q256FVBIF-TR Datasheet, PDF (3/108 Pages) Winbond – 3V 256M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q256FV
7.1.9 Quad Enable (QE) – Volatile/Non-Volatile Writable..............................................................17
7.1.10 Current Address Mode (ADS) – Status Only ......................................................................18
7.1.11 Power-Up Address Mode (ADP) – Non-Volatile Writable ...................................................18
7.1.12 Write Protect Selection (WPS) – Volatile/Non-Volatile Writable .........................................18
7.1.13 Output Driver Strength (DRV1, DRV0) – Volatile/Non-Volatile Writable .............................19
7.1.14 HOLD or /RESET Pin Function (HOLD/RST) – Volatile/Non-Volatile Writable...................19
7.1.15 Reserved Bits – Non Functional .........................................................................................19
7.1.16 W25Q256FV Status Register Memory Protection (WPS = 0, CMP = 0).............................20
7.1.17 W25Q256FV Status Register Memory Protection (WPS = 0, CMP = 1).............................21
7.1.18 W25Q256FV Individual Block Memory Protection (WPS=1) ..............................................22
7.2 Extended Address Register – Volatile Writable Only ......................................................... 23
8. INSTRUCTIONS ............................................................................................................................. 24
8.1 Device ID and Instruction Set Tables ................................................................................. 24
8.1.1 Manufacturer and Device Identification ................................................................................24
8.1.2 Instruction Set Table 1 (Standard/Dual/Quad SPI, 3-Byte & 4-Byte Address Mode)(1) .........25
8.1.3 Instruction Set Table 2 (Standard/Dual/Quad SPI Instructions, 3-Byte Address Mode)(1) ....26
8.1.4 Instruction Set Table 3 (Standard/Dual/Quad SPI Instructions, 4-Byte Address Mode)(1) ....27
8.1.5 Instruction Set Table 4 (QPI Instructions, 3-Byte & 4-Byte Address Mode)(14)......................28
8.1.6 Instruction Set Table 5 (QPI Instructions, 3-Byte Address Mode)(14) ....................................29
8.1.7 Instruction Set Table 6 (QPI Instructions, 4-Byte Address Mode)(14) ....................................29
8.2 Instruction Descriptions ...................................................................................................... 31
8.2.1 Write Enable (06h) ...............................................................................................................31
8.2.2 Write Enable for Volatile Status Register (50h) ....................................................................31
8.2.3 Write Disable (04h)...............................................................................................................32
8.2.4 Read Status Register-1 (05h), Status Register-2 (35h) & Status Register-3 (15h)...............32
8.2.5 Write Status Register-1 (01h), Status Register-2 (31h) & Status Register-3 (11h) ...............33
8.2.6 Read Extended Address Register (C8h) ..............................................................................36
8.2.7 Write Extended Address Register (C5h)...............................................................................37
8.2.8 Enter 4-Byte Address Mode (B7h)........................................................................................38
8.2.9 Exit 4-Byte Address Mode (E9h) ..........................................................................................38
8.2.10 Read Data (03h).................................................................................................................39
8.2.11 Read Data with 4-Byte Address (13h) ................................................................................40
8.2.12 Fast Read (0Bh) .................................................................................................................41
8.2.13 Fast Read with 4-Byte Address (0Ch) ................................................................................43
8.2.14 Fast Read Dual Output (3Bh) .............................................................................................44
8.2.15 Fast Read Dual Output with 4-Byte Address (3Ch) ............................................................45
8.2.16 Fast Read Quad Output (6Bh)............................................................................................46
8.2.17 Fast Read Quad Output with 4-Byte Address (6Ch)...........................................................47
8.2.18 Fast Read Dual I/O (BBh)...................................................................................................48
8.2.19 Fast Read Dual I/O with 4-Byte Address (BCh)..................................................................50
8.2.20 Fast Read Quad I/O (EBh) .................................................................................................52
8.2.21 Fast Read Quad I/O with 4-Byte Address (ECh) ................................................................55
Publication Release Date: February 11, 2015
-2-
Preliminary – Revision H