W9751G8JB Datasheet, PDF (28/86 Pages) Winbond – 16M  4 BANKS  8 BIT DDR2 SDRAM

W9751G8JB
Auto-precharge is also implemented during Write commands. The precharge operation engaged by
the Auto-precharge command will not begin until the last data of the burst write sequence is properly
stored in the memory array.
This feature allows the precharge operation to be partially or completely hidden during burst read
cycles (dependent upon CAS Latency) thus improving system performance for random data access.
The RAS lockout circuit internally delays the Precharge operation until the array restore operation
has been completed (tRAS satisfied) so that the Auto-precharge command may be issued with any
read or write command.
7.7.1 Burst read with Auto-precharge
If A10 is HIGH when a Read Command is issued, the Read with Auto-precharge function is engaged.
The DDR2 SDRAM starts an Auto-precharge operation on the rising edge which is (AL + BL/2) cycles
later from the Read with AP command if tRAS(min) and tRTP(min) are satisfied. (Example timing
waveform refer to 10.23 Burst read operation with Auto-precharge diagram in Chapter 10)
If tRAS(min) is not satisfied at the edge, the start point of Auto-precharge operation will be delayed until
tRAS(min) is satisfied.
If tRTP(min) is not satisfied at the edge, the start point of Auto-precharge operation will be delayed until
tRTP(min) is satisfied.
In case the internal precharge is pushed out by tRTP, tRP starts at the point where tRTP ends (not at the
next rising clock edge after this event). So for BL = 4 the minimum time from Read with Auto-
precharge to the next Activate command becomes AL + RU{ (tRTP + tRP) / tCK } (Example timing
waveform refer to 10.24 Burst read operation with Auto-precharge diagram in Chapter 10.), for BL = 8
the time from Read with Auto-precharge to the next Activate command is AL + 2 + RU{ (tRTP + tRP) /
tCK }, where RU stands for “rounded up to the next integer”. In any event internal precharge does not
start earlier than two clocks after the last 4-bit prefetch.
A new bank active command may be issued to the same bank if the following two conditions are
satisfied simultaneously.
 The RAS precharge time (tRP) has been satisfied from the clock at which the Auto-precharge
begins.
 The RAS cycle time (tRC) from the previous bank activation has been satisfied.
(Example timing waveforms refer to 10.25 to 10.26 Burst read with Auto-precharge followed by an
activation to the same bank (tRC Limit) and (tRP Limit) diagram in Chapter 10)
7.7.2 Burst write with Auto-precharge
If A10 is HIGH when a Write Command is issued, the Write with Auto-Precharge function is engaged.
The DDR2 SDRAM automatically begins precharge operation after the completion of the burst write
plus write recovery time (WR) programmed in the mode register. The bank undergoing Auto-
precharge from the completion of the write burst may be reactivated if the following two conditions are
satisfied.
 The data-in to bank activate delay time (WR + tRP) has been satisfied.
 The RAS cycle time (tRC) from the previous bank activation has been satisfied.
(Example timing waveforms refer to 10.27 to 10.28 Burst write with Auto-precharge (tRC Limit) and
(WR + tRP Limit) diagram in Chapter 10)
- 28 -
Publication Release Date: Oct. 12, 2010
Revision A01