|
LM3S611-IQN50-C2T Datasheet, PDF (32/574 Pages) Texas Instruments – Stellaris® LM3S611 Microcontroller | |||
|
◁ |
Architectural Overview
NRND: Not recommended for new designs.
â Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments
synchronous serial interfaces
â Programmable data frame size from 4 to 16 bits
â Internal loopback test mode for diagnostic/debug testing
â I2C
â Devices on the I2C bus can be designated as either a master or a slave
⢠Supports both sending and receiving data as either a master or a slave
⢠Supports simultaneous master and slave operation
â Four I2C modes
⢠Master transmit
⢠Master receive
⢠Slave transmit
⢠Slave receive
â Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
â Master and slave interrupt generation
⢠Master generates interrupts when a transmit or receive operation completes (or aborts
due to an error)
⢠Slave generates interrupts when data has been sent or requested by a master
â Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing
mode
â PWM
â Three PWM generator blocks, each with one 16-bit counter, two PWM comparators, a PWM
signal generator, a dead-band generator, and an interrupt/ADC-trigger selector
â One fault input in hardware to promote low-latency shutdown
â One 16-bit counter
⢠Runs in Down or Up/Down mode
⢠Output frequency controlled by a 16-bit load value
⢠Load value updates can be synchronized
⢠Produces output signals at zero and load value
â Two PWM comparators
32
June 18, 2012
Texas Instruments-Production Data
|
▷ |