|
LM3S611-IQN50-C2T Datasheet, PDF (30/574 Pages) Texas Instruments – Stellaris® LM3S611 Microcontroller | |||
|
◁ |
Architectural Overview
NRND: Not recommended for new designs.
⢠To trigger analog-to-digital conversions
â 32-bit Timer modes
⢠Programmable one-shot timer
⢠Programmable periodic timer
⢠Real-Time Clock when using an external 32.768-KHz clock as the input
⢠User-enabled stalling when the controller asserts CPU Halt flag during debug
⢠ADC event trigger
â 16-bit Timer modes
⢠General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes
only)
⢠Programmable one-shot timer
⢠Programmable periodic timer
⢠User-enabled stalling when the controller asserts CPU Halt flag during debug
⢠ADC event trigger
â 16-bit Input Capture modes
⢠Input edge count capture
⢠Input edge time capture
â 16-bit PWM mode
⢠Simple PWM mode with software-programmable output inversion of the PWM signal
â ARM FiRM-compliant Watchdog Timer
â 32-bit down counter with a programmable load register
â Separate watchdog clock with an enable
â Programmable interrupt generation logic with interrupt masking
â Lock register protection from runaway software
â Reset generation logic with an enable/disable
â User-enabled stalling when the controller asserts the CPU Halt flag during debug
â ADC
â Four analog input channels
â Single-ended and differential-input configurations
30
June 18, 2012
Texas Instruments-Production Data
|
▷ |