DRV8320 Datasheet, PDF (31/80 Pages) Texas Instruments – 6 to 60-V Three-Phase Smart Gate Driver

www.ti.com
DRV8320, DRV8320R
DRV8323, DRV8323R
SLVSDJ3 – FEBRUARY 2017
8.3.1.2 Device Interface Modes
The DRV832x family of devices support two different interface modes (SPI and hardware) to allow the end
application to design for either flexibility or simplicity. The two interface modes share the same four pins, allowing
the different versions to be pin to pin compatible. This allows for application designers to evaluate with one
interface version and potentially switch to another with minimal modifications to their design.
8.3.1.2.1 Serial Peripheral Interface (SPI)
The SPI devices support a serial communication bus that allows for an external controller to send and receive
data with the DRV832x. This allows for the external controller to configure device settings and read detailed fault
information. The interface is a four wire interface utilizing the SCLK, SDI, SDO, and nSCS pins.
• The SCLK pin is an input which accepts a clock signal to determine when data is captured and propagated on
SDI and SDO.
• The SDI pin is the data input.
• The SDO pin is the data output. The SDO pin uses an open-drain structure and requires an external pullup
resistor.
• The nSCS pin is the chip select input. A logic low signal on this pin enables SPI communication with the
DRV832x.
For more information on the SPI, see the SPI Communication section.
8.3.1.2.2 Hardware Interface
Hardware interface devices convert the four SPI pins into four resistor configurable inputs, GAIN, IDRIVE,
MODE, and VDS. This allows for the application designer to configure the most commonly used device settings
by tying the pin logic high or logic low, or with a simple pullup or pulldown resistor. This removes the requirement
for an SPI bus from the external controller. General fault information can still be obtained through the nFAULT
pin.
• The GAIN pin configures the current shunt amplifier gain.
• The IDRIVE pin configures the gate drive current strength.
• The MODE pin configures the PWM control mode.
• The VDS pin configures the voltage threshold of the V_DS overcurrent monitors.
For more information on the hardware interface, see the Pin Diagrams section.
SCLK
SDI
VCC
RPU _SDO
SPI
Interface
DVDD
RGAIN
GAIN
DVDD
IDRIVE
MODE
DVDD
DVDD
DVDD
DVDD
Hardware
Interface
nSCS
RVDS
VDS
Figure 23. SPI
Figure 24. Hardware Interface
Copyright © 2017, Texas Instruments Incorporated
Submit Documentation Feedback
31
Product Folder Links: DRV8320 DRV8320R DRV8323 DRV8323R