DS90UH927Q Datasheet, PDF (37/59 Pages) Texas Instruments – 5MHz - 85MHz 24-bit Color FPD-Link III Serializer with HDCP

DS90UH927Q
ADD
(dec)
18
ADD
(hex)
0x12
Register
Name
Data Path
Control
Bit(s)
7
6
5
4
3
2
1
0
Register
Type
RW
RW
RW
RW
RW
RW
RW
Default
(hex)
0x00
Function Description
Reserved
Pass RGB Pass RGB on DE
Setting this bit causes RGB data to be sent
independent of DE in DS90UH927, which can be
used to allow DS90UH927 to interoperate with
DS90UB926, DS90UB928, and DS90UR906.
However, setting this bit prevents HDCP operation
and blocks packetized audio. This bit does not
need to be set in Backward Compatibility mode.
0: Normal operation (default)
1: Pass RGB independent of DE
DE
Polarity
This bit indicates the polarity of the DE (Data
Enable) signal.
0: DE is positive (active high, idle low) (default)
1: DE is inverted (active low, idle high)
I2S
Repeater
Regen
Regenerate I2S Data From Repeater I2S Pins
0: Repeater pass through I2S from video pins
(default)
1: Repeater regenerate I2S from I2S pins
I2S
I2S Channel B Override
Channel B 0: Set I2S Channel B Disabled (default)
Enable 1: Set I2S Channel B Enable from reg_12[0]
Override
18-bit
Video
Select
Video Color Depth Mode
0: Select 24-bit video mode (default)
1: Select 18-bit video mode
I2S
Transport
Select
Select I2S Transport Mode
0: Enable I2S Data Island Transport (default)
1: Enable I2S Data Forward Channel Frame
Transport
I2S
I2S Channel B Enable
Channel B 0: I2S Channel B disabled (default)
Enable 1: Enable I2S Channel B
Copyright © 1999-2012, Texas Instruments Incorporated
37