TI380PCIA Datasheet, PDF (35/40 Pages) Texas Instruments – PCI BUS INTERFACE FOR THE TI380 COMMPROCESSORS

TI380PCIA
PCI BUS INTERFACE FOR THE TI380 COMMPROCESSORS™
PARAMETER MEASUREMENT INFORMATION
SPWS035 – JUNE 1997
measure and test condition parameters (see Figure 20 and Figure 21)
SYMBOL
Vth
Vtl
Vtest
Vmax
Input signal edge rate
5-V SIGNALING
2.4
0.4
1.5
2.0
1
UNITS
V
V
V
V
V / ns
timing requirements (5-V signaling environment) (see Figure 20 and Figure 21)
MIN MAX UNIT
tval
CLK to signal valid delay-bused signals (see Notes 5, 6, 7, 8)
2
11 ns
tval(ptp) CLK to signal valid delay-point-to-point (see Notes 5, 6, 7)
2
12 ns
ton
Float-to-active delay (see Note 5)
2
ns
toff
Active-to-float delay (see Note 5)
28 ns
tsu
Input setup time to CLK-bused signals (see Notes 7, 9)
7
ns
tsu(ptp) Input setup time to CLK-point-to-point (see Notes 7, 9)
10
ns
th
Input hold time from CLK (see Notes 9, 10)
3
ns
trst
Reset active time after power stable (see Note 11)
1
ms
trst-clk Reset active time after CLK stable (see Note 9)
100
µs
trst-off Reset active to output float delay (see Notes 9, 12)
40 ns
NOTES: 5. See timing measurement conditions in the Output Timing Measurement Conditions diagram of the PCI Specification 2.0.
6. Minimum times are measured with 0 pF equivalent load; maximum times are measured with 50 pF equivalent load. Actual test
capacitance can vary, but results should be correlated to these specifications.
7. REQ and GNT are point-to-point signals and have different output valid delay and input setup times, respectively, than do bused
signals. GNT has a setup time of 10 ns; REQ has an output valid delay time of 12 ns. All other signals are bused.
8. The maximum value of tval for the STOP signal is 12 ns. PCI Specification Revision 2.0 defines a maximum value of 11 ns. No
system-related problems have been attributed to this exception to electrical timing defined in the PCI Specification.
9. See timing measurement conditions in the Input Timing Measurement Conditions diagram of the PCI Specification 2.0.
10. The minimum hold time for all TI380PCIA inputs is 3 ns. PCI Specification Revision 2.0 defines a minimum input hold time of 0 ns.
No system-related problems have been attributed to this exception to electrical timing defined in the PCI Specification.
11. RST is asserted and deasserted asynchronously with respect to CLK. Refer to PCI Specifications 2.0 for more information.
12. All output drivers must be floated when RST is active.
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443
35