AM1707_1008 Datasheet, PDF (100/199 Pages) Texas Instruments – ARM Microprocessor

AM1707
SPRS637A – FEBRUARY 2010 – REVISED APRIL 2010
www.ti.com
6.17.2 McASP Electrical Data/Timing
6.17.2.1 Multichannel Audio Serial Port 0 (McASP0) Timing
Table 6-47 and Table 6-48 assume testing over recommended operating conditions (see Figure 6-34 and
Figure 6-35).
Table 6-47. McASP0 Timing Requirements^{(1) (2)}
No.
PARAMETER
1 t_c(AHCLKRX)
Cycle time, AHCLKR0 external, AHCLKR0 input
Cycle time, AHCLKX0 external, AHCLKX0 input
2 t_w(AHCLKRX)
Pulse duration, AHCLKR0 external, AHCLKR0 input
Pulse duration, AHCLKX0 external, AHCLKX0 input
3 t_c(ACLKRX)
Cycle time, ACLKR0 external, ACLKR0 input
Cycle time, ACLKX0 external, ACLKX0 input
4 t_w(ACLKRX)
Pulse duration, ACLKR0 external, ACLKR0 input
Pulse duration, ACLKX0 external, ACLKX0 input
Setup time, AFSR0 input to ACLKR0 internal⁽³⁾
Setup time, AFSX0 input to ACLKX0 internal
Setup time, AFSR0 input to ACLKR0 external input⁽³⁾
5 t_{su(AFSRX-ACLKRX) Setup time, AFSX0 input to ACLKX0 external input}
Setup time, AFSR0 input to ACLKR0 external output⁽³⁾
Setup time, AFSX0 input to ACLKX0 external output
Hold time, AFSR0 input after ACLKR0 internal⁽³⁾
Hold time, AFSX0 input after ACLKX0 internal
Hold time, AFSR0 input after ACLKR0 external input⁽³⁾
6 t_{h(ACLKRX-AFSRX) Hold time, AFSX0 input after ACLKX0 external input}
Hold time, AFSR0 input after ACLKR0 external output⁽³⁾
7
t_{su(AXR-ACLKRX)}
8
t_{h(ACLKRX-AXR)}
Hold time, AFSX0 input after ACLKX0 external output
Setup time, AXR0[n] input to ACLKR0 internal⁽³⁾
Setup time, AXR0[n] input to ACLKX0 internal⁽⁴⁾
Setup time, AXR0[n] input to ACLKR0 external input⁽³⁾
Setup time, AXR0[n] input to ACLKX0 external input⁽⁴⁾
Setup time, AXR0[n] input to ACLKR0 external output⁽³⁾
Setup time, AXR0[n] input to ACLKX0 external output⁽⁴⁾
Hold time, AXR0[n] input after ACLKR0 internal⁽³⁾
Hold time, AXR0[n] input after ACLKX0 internal⁽⁴⁾
Hold time, AXR0[n] input after ACLKR0 external input⁽³⁾
Hold time, AXR0[n] input after ACLKX0 external input⁽⁴⁾
Hold time, AXR0[n] input after ACLKR0 external output⁽³⁾
Hold time, AXR0[n] input after ACLKX0 external output⁽⁴⁾
MIN
20
20
10
10
greater of 2P or 20
greater of 2P or 20
10
10
9.4
9.4
3
3
3
3
-1.9
-1.9
0.5
0.8
0.5
0.5
9.4
9.4
3
3
3
3
-1.7
-1.7
0.6
0.6
0.6
0.6
(1) ACLKX0 internal – McASP0 ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
ACLKX0 external input – McASP0 ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
ACLKX0 external output – McASP0 ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
ACLKR0 internal – McASP0 ACLKRCTL.CLKRM = 1, PDIR.ACLKR =1
ACLKR0 external input – McASP0 ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
ACLKR0 external output – McASP0 ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1
(2) P = SYSCLK2 period
(3) McASP0 ACLKXCTL.ASYNC=1: Receiver is clocked by its own ACLKR0
(4) McASP0 ACLKXCTL.ASYNC=0: Receiver is clocked by transmitter's ACLKX0
MAX
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
100 Peripheral Information and Electrical Specifications
Submit Documentation Feedback
Product Folder Link(s): AM1707
Copyright © 2010, Texas Instruments Incorporated