English
Language : 

K4B2G0446D Datasheet, PDF (21/64 Pages) Samsung semiconductor – 2Gb D-die DDR3L SDRAM
K4B2G0446D
K4B2G0846D
datasheet
Rev. 1.01
DDR3L SDRAM
9.4 Differential Output Slew Rate
With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOH-
diff(AC) for differential signals as shown in Table 20 and Figure 7.
[ Table 20 ] Differential output slew rate definition
Description
Measured
From
To
Defined by
Differential output slew rate for rising edge
VOLdiff(AC)
VOHdiff(AC)
VOHdiff(AC)-VOLdiff(AC)
Delta TRdiff
Differential output slew rate for falling edge
VOHdiff(AC)
VOLdiff(AC)
VOHdiff(AC)-VOLdiff(AC)
Delta TFdiff
NOTE : Output slew rate is verified by design and characterization, and may not be subject to production test.
[ Table 21 ] Differential output slew rate
Parameter
Symbol
Operation
Voltage
DDR3-800
Min Max
Single ended output slew rate
SRQdiff
1.35V
1.5V
3.5
12
5
10
Description : SR : Slew Rate
Q : Query Output (like in DQ, which stands for Data-in, Query-Output)
diff : Differential Signals
For Ron = RZQ/7 setting
DDR3-1066
Min Max
3.5
12
5
10
DDR3-1333
Min Max
3.5
12
5
10
DDR3-1600
Min Max
3.5
12
5
10
Units
V/ns
V/ns
VOHdiff(AC)
VTT
VOLdiff(AC)
delta TFdiff
delta TRdiff
Figure 7. Differential Output Slew Rate Definition
9.5 Reference Load for AC Timing and Output Slew Rate
Figure 8 represents the effective reference load of 25 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate
measurements.
It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. Sys-
tem designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their
production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.
VDDQ
CK/CK
DUT
DQ
DQS
DQS
25Ω
VTT = VDDQ/2
Reference
Point
Figure 8. Reference Load for AC Timing and Output Slew Rate
- 21 -