English
Language : 

HYB18T512400BF Datasheet, PDF (12/57 Pages) Qimonda AG – 512-Mbit Double-Data-Rate-Two SDRAM
HYB18T512xxxBF–[2.5…5]
512-Mbit Double-Data-Rate-Two SDRAM









6$$
.#
63 3
.# 63 31 $-
6$ $1 $1 6$ $1
.# 63 31 $1
6$$, 62 %&
63 3
#+% 7%
!
6331 $13 6$$1
"
$13 63 31 .#
#
6$$1 $1 6$$1
$
$1 63 31 .#
%
633$, #+
6$ $
&
2!3 #+ /$4
.# "! "!
'
#!3 #3
! ! 0 !
(
!
! 6$ $
63 3
!
!
*
! !
! !
+
! ! 63 3
6$$ !  .#
,
.# .# !
Figure 1 Pin Configuration for ×4 components, PG-TFBGA-60-24
-004  
Notes
1. VDDL and VSSDL are power and ground for the
DLL.They are isolated on the device from VDD,
VDDQ, VSS, and VSSQ
2. Ball position L8 is A13 for 512-Mbit and is Not
Connected on 256-Mbit
Internet Data Sheet
12
Rev. 1.05, 2007-01
03292006-YBYM-WG0Z