 English |
|
|
|
|
|
|
|
| HYB18M512160BFX Datasheet, PDF (10/52 Pages) Qimonda AG – DRAMs for Mobile Applications 512-Mbit DDR Mobile-RAM | |||
| |||
| ◁ |
HYB18M512160BFX
512-Mbit DDR Mobile-RAM
Functional Description
2
Functional Description
The 512-Mbit DDR Mobile-RAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912
bits. It is internally configured as a quad-bank DRAM.
READ and WRITE accesses to the DDR Mobile-RAM are burst oriented; accesses start at a selected location and
continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration
of an ACTIVE command, followed by a READ or WRITE command. The address bits registered coincident with
the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the banks, A0 - A12
select the row). The address bits registered coincident with the READ or WRITE command are used to select the
starting column location for the burst access.
Prior to normal operation, the DDR Mobile-RAM must be initialized. The following sections provide detailed
information covering device initialization, register definition, command description and device operation.
2.1
Power On and Initialization
The DDR Mobile-RAM must be powered up and initialized in a predefined manner (see Figure 3). Operational
procedures other than those specified may result in undefined operation.
6 $$
6$ $ 1
#+
#+
#+ %
 S
T #+
T 20
T 2& #
T2 &#
T - 2$
T -2 $
# OM MA N D
! D D RE S S
!
"! "!
./ 0
$-
$1 $1 3
( I G H
:
0 2%
! 2&
! LL
" A N KS
! 2&
- 23
#O DE
#O DE
- 23
#O DE
#O DE
!# 4
2!
2!
" !
" ! , " ! ,
" ! , " ! (
6 $$ 6$ $ 1 P O WE RE D U P
#L O CK S T A B LE
Figure 3 Power-Up Sequence and Mode Register Sets
, O A D ,O A D
-O D E 2 EG %X T -O D E 2E G
$O N gT #A R E
Data Sheet
10
Rev. 1.10, 2006-11
04052006-4SYQ-ZRN3
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese