English
Language : 

PDI1394L41 Datasheet, PDF (70/81 Pages) NXP Semiconductors – 1394 content protection AV link layer controller
Philips Semiconductors
1394 content protection AV link layer controller
Preliminary specification
PDI1394L41
13.5 Indirect Address Registers
The following registers are defined in the indirect address space. Access to these registers must be made through the Indirect Address
(INDADDR) and Indirect Data (INDDATA) registers.
13.5.1 Registers for FIFO Size Programming
Each FIFO can be programmed to a certain size with a granularity of 64 quadlets. The size is determined by the values of the base_fifo and
end_fifo fields of the FIFO Size registers. The following formula applies:
fifo_size = (end_fifo – base_fifo + 1) × 64 quadlets
The FIFO’s have been implemented on a single memory. The base_fifo and end_fifo fields are sued to determine the physical start and end
address of each FIFO inside the memory.
The start address of a FIFO is {fifo_addr[11:6] = base_fifo, fifo_addr[5:0] = 000000}.
The end address of a FIFO is {fifo_addr[11:6] = end_fifo, fifo_addr[5:0] = 111111}.
Note: The end_fifo must be larger than base_fifo and the hardware does not check for invalid values.
RRSPSIZE: base_fifo
RRSPSIZE: end_fifo
RREQSIZE: base_fifo
RREQSIZE: end_fifo
TRSPSIZE: base_fifo
TRSPSIZE: end_fifo
TREQSIZE: base_fifo
TREQSIZE: end_fifo
IRXSIZE: base_fifo
IRXSIZE: end_fifo
ITXSIZE: base_fifo
ITXSIZE: end_fifo
Fields in FIFO Size registers
000000
RRSP
000011
000100
RREQ
000111
001000
TRSP
001011
001100
TRSP
001111 & 111111
010000
IRX
011111
100000 & 000000
ITX
101111
fifo_bank
SV01765
Figure 34. Reset situation of size programmable FIFOs
13.5.1.1 Asynchronous Receive Response FIFO Size (RRSPSIZE) – Indirect Address: 0x100
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reset Value 0x00000003
Bit 31..14
R/W Unused bits read ‘0’
Bit 13..8
R/W base_fifo: Base address of the FIFO
Bit 7, 6
R/W Unused bits read ‘0’
Bit 5..0
R/W end_fifo: End address of the FIFO
base_fifo
000000
end_fifo
000011
SV01766
2000 Apr 15
67