PDI1394L41 Datasheet, PDF (50/81 Pages) NXP Semiconductors – 1394 content protection AV link layer controller

Philips Semiconductors
1394 content protection AV link layer controller
Preliminary specification
PDI1394L41
Bit 22:
Bit 21:
Bit 20:
Bit 18:
Bit 12:
Bit 11:
Bit 10:
Bit 9:
Bit 6:
Bit 5:
Bit 4:
Bit 3..0:
R
Little Endian (LTLEND): Refers to the state of the endianess of the data and address lines connected to the ’L41.
This bit reflects the state of the AV2ERR0/LTLEND pin during power reset. The state of this pin is read during reset
and that state is latched into this bit position. When LTLEND = 0, the chip is set to receive BIG ENDIAN address and
data on its host interface (HIF). When LTLEND = 1, the Link chip will receive LITTLE ENDIAN oriented data
and address information. If this bit is set (1), the state of the DATAINV pin will also become important for
determination of data positions in the internal link registers. See the section on Big and Little Endian Modes for more
information (Section 12.5.3).
R/W Reset Transmitter (RSTTx): When set to one, this synchronously resets the transmitter within the link layer.
R/W Reset Receiver (RSTRx): When set to one, this synchronously resets the receiver within the link layer.
R/W Reset PHY-Link interface (RPL): Resets the PHY–Link interface in accordance with 1394a requirements.
Note: This bit automatically resets to “0” when the interface reset operation has been completed. The PHY–Link
reset operation occurs very quickly, reading this bit accurately is not usually possible.
Before asserting the RPL bit, SWPD or setting the PD pin high, the user should assure that the link chip is in the
following state of operation:
1) The isochronous transmit FIFO is not receiving data for transmission
2) The isochronous transmitter is disabled
3) No asynchronous packets are being generated for transmission
4) Both the ASYNC request and response queues are empty
R/W Strict Isochronous (STRICTISOCH): Used to accept or reject isochronous packets sent outside of specified
isochronous cycles (between a Cycle Start and subaction gap). A ‘1’ rejects packets sent outside the specified
cycles, a “0” accepts isochronous packets sent outside the specified cycle.
R/W Cycle Master (CYMASTER): When asserted and the PDI1394L41 is attached to the root PHY (ROOT bit = 1), and
the cycle_count field of the cycle timer register increments, the transmitter sends a cycle-start packet. Cycle Master
function will be disabled if a cycle timeout is detected (CYTMOUT bit 5 in LNKPHYINTACK). To restart the Cycle
Master function in such a case, first reset CYMASTER, then set it again.
R/W Cycle Source (CYSOURCE): When asserted, the cycle_count field increments and the cycle_offset field resets for each
positive transition of CYCLEIN. When deasserted, the cycle count field increments when the cycle_offset field rolls over.
R/W Cycle Timer Enable (CYTIMREN): When asserted, the cycle offset field increments. When deasserted, the Cycle
Timer Register (0x010, CYCTM) can be used as a general read write register for Host Interface Firmware testing.
R
Transmitter Ready (TxRDY): The transmitter is idle and ready.
R
Root (ROOT): Indicates this device is the root on the bus. This automatically updates after the self_ID phase.
R
Busy Flag (BUSYFLAG): The type of busy acknowledge which will be sent next time an acknowledge is required.
0 = Busy A, 1 = Busy B (only meaningful during a dual-phase busy/retry operation).
R
AT acknowledge received (ATACK): The last acknowledge received by the transmitter in response to a packet sent
from the transmit-FIFO interface while the ATF is selected (diagnostic purposes).
2000 Apr 15
47