NS32FX161-15 Datasheet, PDF (87/102 Pages) National Semiconductor (TI) – Advanced Imaging/Communication Signal Processors

4 0 Device Specifications (Continued)
FIGURE 4-16 INT Signal Timing
Note 1 Once INT is asserted it must remain asserted until it is acknowledged
Note 2 INTA is the Interrupt Acknowledge bus cycle (not a CPU signal) Refer to Section 3 2 1
TL EE 11267 – 58
FIGURE 4-17 NMI Signal Timing
TL EE 11267 – 59
FIGURE 4-18 Power-On Reset
87
TL EE 11267 – 60