English
Language : 

N25Q128A13ESE40G Datasheet, PDF (59/81 Pages) Micron Technology – Micron Serial NOR Flash Memory 3V, Multiple I/O, 4KB Sector Erase N25Q128A
128Mb, 3V, Multiple I/O Serial Flash Memory
XIP Mode
Table 29: Effects of Running XIP in Different Protocols (Continued)
Protocol
Quad I/O
Effect
Values of DQ[3:1] during the first dummy clock cycle are "Don't Care."
In a device with a dedicated part number where RST# is enabled, a LOW pulse on RST#
resets XIP and the device to the state it was in previous to the last power-up, as defined
by the nonvolatile configuration register.
Notes
1
Note: 1. In a device with a dedicated part number, memory can be reset only when the device is
deselected.
Terminating XIP After a Controller and Memory Reset
The system controller and the device can become out of synchronization if, during the
life of the application, the system controller is reset without the device being reset. In
such a case, the controller can reset the memory to power-on reset if the memory has
reset functionality. (Reset is available in devices with a dedicated part number.)
If reset functionality is not available, has been disabled, or is not supported by the con-
troller, the controller must execute the following sequence to terminate XIP in the
memory device. In quad I/O protocol, drive DQ0 = 1 with S# held LOW for seven clock
cycles; S# must driven HIGH before the eighth clock cycle. In dual I/O protocol, drive
DQ0 = 1 with S# held LOW for 13 clock cycles; S# must driven HIGH before the four-
teenth clock cycle. If the device is in extended protocol, drive DQ0 = 1 with S# held LOW
for 25 clock cycles; S# must driven HIGH before the twenty-sixth clock cycle.
These sequences cause the controller to set the XIP confirmation bit to 1, thereby termi-
nating XIP. However, it does not reset the device or interrupt PROGRAM/ERASE opera-
tions that may be in progress. After terminating XIP, the controller must execute RESET
ENABLE and RESET MEMORY to implement a software reset and reset the device.
PDF: 09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. P 06/13 EN
59
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.