PIC24F16KL402 Datasheet, PDF (32/260 Pages) Microchip Technology – Low-Power, Low-Cost, General Purpose 16-Bit Flash Microcontrollers with nanoWatt XLP Technology

PIC24F16KL402 FAMILY
4.1.1
PROGRAM MEMORY
ORGANIZATION
The program memory space is organized in
word-addressable blocks. Although it is treated as
24 bits wide, it is more appropriate to think of each
address of the program memory as a lower and upper
word, with the upper byte of the upper word being
unimplemented. The lower word always has an even
address, while the upper word has an odd address, as
shown in Figure 4-2.
Program memory addresses are always word-aligned
on the lower word, and addresses are incremented or
decremented by two during code execution. This
arrangement also provides compatibility with data
memory space addressing and makes it possible to
access data in the program memory space.
4.1.2 HARD MEMORY VECTORS
All PIC24F devices reserve the addresses between
00000h and 000200h for hard-coded program
execution vectors. A hardware Reset vector is provided
to redirect code execution from the default value of the
PC on device Reset to the actual start of code. A GOTO
instruction is programmed by the user at 000000h, with
the actual address for the start of code at 000002h.
PIC24F devices also have two Interrupt Vector Tables
(IVT), located from 000004h to 0000FFh and 000104h
to 0001FFh. These vector tables allow each of the
many device interrupt sources to be handled by
separate ISRs. A more detailed discussion of the
Interrupt Vector Tables is provided in Section 8.1
“Interrupt Vector Table (IVT)”.
4.1.3 DATA EEPROM
In the PIC24F16KL402 family, the data EEPROM is
mapped to the top of the user program memory space,
starting at address, 7FFE00, and expanding up to
address, 7FFFFF.
The data EEPROM is organized as 16-bit wide memory
and 256 words deep. This memory is accessed using
table read and write operations, similar to the user code
memory.
4.1.4 DEVICE CONFIGURATION WORDS
Table 4-1 provides the addresses of the device
Configuration Words for the PIC24F16KL402 family.
Their location in the memory map is shown in
Figure 4-1.
For more information on device Configuration Words,
see Section 23.0 “Special Features”.
TABLE 4-1:
DEVICE CONFIGURATION
WORDS FOR PIC24F16KL402
FAMILY DEVICES
Configuration Words
Configuration Word
Addresses
FBS
FGS
FOSCSEL
FOSC
FWDT
FPOR
FICD
F80000
F80004
F80006
F80008
F8000A
F8000C
F8000E
FIGURE 4-2:
PROGRAM MEMORY ORGANIZATION
msw
Address
000001h
000003h
000005h
000007h
most significant word
23
16
00000000
00000000
00000000
00000000
least significant word
8
Program Memory
‘Phantom’ Byte
(read as ‘0’)
Instruction Width
PC Address
(lsw Address)
0
000000h
000002h
000004h
000006h
 2011 Microchip Technology Inc.
DS31037B-page 32